

COMPUTER ORGANIZATION (5)

Computer Organization.

Date: _____

Page No.: _____

✓ 8086 → μP ✓

✓ microcontroller 8051 ✓

✓ CO Theory

↑ H/w issues. ↑ 3/10 issues.
Morris Mano / William Stallings.

[Hennessy].

→ Advanced Computer Architecture - Multiprocessor Env.

→ Different tech to improve computer performance.

High
level
abstraction

A.K Ray → Gate CO

Ayala → H/w Architecture implemented in 8051.
Von Neumann →

3rd
edn

[COMPUTER ARCH & quantitative approach :- Hennessy] ✓

→ Three kinds of memory:

↳ long term memory ROM

↳ short term " SRAM → flip flop memory


↳ DRAM → middle term memory.

↳ when the power is off, data is present until capacitor gets discharged

Computer

Defn → computer s/m → [It converts one form of data into another form] under the control of program. → inverter


Objective of computer s/m →
Execution of a program




* Analog signals means continuous wave

* Digital signals means discrete wave.

Analog



Digital



→ Signals understand only 2 values:-
0 & 1

→ Computer Understands only digital signals.
It understands sequence of 0's & 1's!

→ The language understood by computer
is known as Binary language.

→ The digital signals consists of 2 values or 2 states 1's and 0's.


(Base).

→ The no s/m whose radix is 2 called Binary no s/m so ultimately computer understands. Binary language.

1. CPU understand only Binary language. As in our computer, ASCII is a translator to convert one form to another such as keyboard & CPU.

2. Program → Sequence of instructions along with data.

a+b → Identifying the INSTⁿ is not meaningful operation. Processing is a main key for getting meaningful data.



Defⁿ 1. Instruction is a binary sequence / pattern (1's and 0's pattern) 101111 ✓
111111 ✓
the processor to perform some task.

have their own task.


→ Data → Binary sequence associated with a value.

- While executing the instⁿ, how the processor came to know about task
- * Program stored in memory → address.
- How our processor recognize the operations associated with respect to binary pattern. It is done by instⁿ format.

→ Instruction format → layout of instruction
 ↳ Depends upon size of the instⁿ

Internal structure of instruction.

Before giving the layout of instⁿ, we need to give the size of instⁿ / length of instⁿ.




opcode → Type of Task

01011010
 10110101
 11010101
 10101011

→ How many operatⁿ introduced? (inputs).
Encoding If there are 2^n combinations. These are defined by n bits (output)



Decoding If there are n bits ^{IP}. Then it is defined by 2^n bits (O/P).

Qn 2) Instructions are encoded binary pattern which is associated with unique operation.



Q How the length of opcode is restricted?

A The length of the opcode field depends on the no of operations supported by processor.





binding means meaning associated with symbol.
association b/w signal & operation.

At the time of designing, the designer responsibility is:

- ①
- ②
- ③ introducing
- ④ introducing binding.

After introducing the operations, the operation is enabled by ALU. But not only enabling the operation is the criteria. We need to process the data i.e. input the data.



→ Whatever instrⁿ is fetched from memory is it is fetched onto IF.

→ Each and every signal associated with one operatⁿ.

→ There are no 2 decoded signals generated with 1 operation.

→ After Decoding signal is generated, then Binding took place.

→ Is associated with + operatⁿ. That + operation is enabled in ALU. Then there is a need of data. That data is given to instrⁿ itself.

→ Address of operand :- gives the info about data.

→ Read the data info from AD and give it to ALU and then OP is generated.

Performance Evaluation of Computer S/m.

Performance $\Rightarrow$

- 32 bit processor 64 bit processor, There is a variation in performance.
- mips processor $\rightarrow$ computable element

Eg. $C = a + b.$



Computable

element, we are computing the right of $+$ after performing addⁿ on a and b .

Performance is now computable element i.e. is dependable element

duration of starting & ending of prog.
 $\uparrow$
latency of a program

Single s/m performance $\Rightarrow$

It is depending on execution time, elapsed time or response time

Execution time $\Rightarrow$ means latency of a program

single s/m
 x m/c.

y m/c $\rightarrow$ single s/m

Task

T_1

T_1

When the executⁿ time is less, performance is high

Executⁿ Time

5 nsec

10 nsec

*	$P \propto \frac{1}{ET}$	✓
---	--------------------------	---

→ If Executⁿ time ^{is} increases, performance decreases.
 → " " decreases, " increases.

Speedup $\Rightarrow$ $\frac{\text{performance of } x}{\text{performance of } y} = \frac{1}{\frac{ET_x}{ET_y}}$

alternative approach of speedup

Speedup $\Rightarrow \frac{ET_y}{ET_x}$ ✓

In previous eg $\Rightarrow$ Speedup $= \frac{10}{5} = 2$.

x is running 2 times faster than y.

→ Speedup is used to compare 2 entities and choose the best one.

→ Performance of a Server S/m.

This performance is depending upon throughput of a s/m.

→ Throughput = no of tasks executed in a unit of time.

Server (not a single s/m).

Date: .

Page No.:

Case x y performance depending upon throughput directly.

Unit time 10hrs 10hrs.

$$P \propto TP$$

Case executed 10) 10)
unique

$$Speedup = \frac{P \text{ of } x}{P \text{ of } y} = \frac{TP \text{ of } x}{TP \text{ of } y}$$

Eg. $Speedup = \frac{10}{5} = 2$ x Server runs 2 times faster as compared to y server.

→ With respect to CO, we need to concentrate on single s/m environment.

→ How to dec execution time, is a objective of s/m designer.

Amdahl's Law:

✓ This law focus on improvement gain by making use of common case fast.

Design: High performance processor.

(P) → Price 100\$.

within the price limit, we need to accommodate the performance. Then we call it as efficient designer.

While analyzing s/m we divide into 2 parts.

Frequently used parts → same parts

Eg. Television and remote control.

Introducing 100 keys on remote is not efficient design.

Eg. 90% are floating pt } they are utilized
10% are integer } by processor.

frequently
used

rare operat^{ns}.

common case

Points:

Analyzing s/m before taking modifications into frequent case and rare case.

Take the enhancements only on frequent case.
It improves the performance within the cost and price limits by making using common case fast criteria.

2.4 m/s

Speed up = ?

We need to calculate the speed up or performance gain. How much perf is gained with enhancement.
Benchmark program.

Speed up = $\frac{\text{Performance of (Task) which are running on the s/m with enhancement}}{\text{perf of task which are running on the s/m w/o enhancement}}$

⇒

$\frac{1}{\text{Execution Time System Enhancement}}$

$\frac{1}{\text{ET s/m w/o enhancement}}$

benchmark prog $\rightarrow$ program which can run
type of instr.

Date:

Page No.:

Speed up = $\frac{ET \text{ sim w/o enhancement}}{ET \text{ sim with enhancement}}$

ET sim with enhancement

* $\boxed{\text{Speedup} \Rightarrow \frac{ET_{old} \text{ sim}}{ET_{new}}}$

This eqn depending on 2 factors:-

① The first factor is fraction enhancement

i.e. How much fractⁿ of original n/c undergoes enhancement. Only common case undergoes enhancement i.e. fractⁿ

Eg fractⁿ enhancement is 90% floatingpt.

② Speedup Enhancement: How much faster the tasks run. If the enhancement portion also included.

Speedup = $\frac{ET_{old} (1)}{ET_{new}}$ $\rightarrow$ map probability

ET_{new} = Execution time of unenhanced portion + execution time of enhanced portion.

Eg $ET_{old} \geq 1$
 $ET_{new} \leq ET_{old}$
 $ET_{new} \leq 1$

$\frac{ET_{old} (1)}{ET_{new}}$

$ET_{old} = 1$
 $ET_{new} \leq ET_{old}$

7. $\text{Fract}^n_{\text{enhancement}} = F.$

$\text{S}_{\text{overall}} = \frac{ET_{\text{old}}}{ET_{\text{new}}}$

8. $\text{Speedup}_{\text{enhancement}} = S.$

Calculate ET_{new}

$ET_{\text{new}} = \text{ET of Unenhancement} + \text{ET of enhancement}$

$\Rightarrow ET_{\text{old}}(1-F) + \frac{ET_{\text{old}}F}{S}$

$\Rightarrow ET_{\text{old}} \left[(1-F) + \frac{F}{S} \right] \checkmark$

$S = \frac{ET_{\text{old}}F}{ET_{\text{new}}F}$

$ET_{\text{new}} \text{Fract}^n = \frac{ET_{\text{old}} \text{fract}^n}{S}$

well $\Rightarrow ET_{\text{old}}$

$ET_{\text{old}}(1-F) + \frac{F}{S}$

$\Rightarrow \frac{1}{(1-F) + \frac{F}{S}} = \left[(1-F) + \frac{F}{S} \right]^{-1}$

$\frac{ET_{\text{old}}(1-F) + \frac{ET_{\text{old}}F}{S}}{S}$

$\text{S}_{\text{overall}} = \left[(1-F) + \frac{F}{S} \right]^{-1}$

$\frac{ET_{\text{old}}(1-F) + \frac{ET_{\text{old}}F}{S}}{S}$

Total S/no Speedup after enhancement

$S = \frac{ET_{\text{old}}F}{ET_{\text{new}}F}$

If multiple enhancement takes place.

$\text{S}_{\text{overall}} = \left[(1 - \sum_i F_i) + \sum_i \frac{F_i}{S_i} \right]^{-1}$

Where $i = 1, 2, 3, \dots$

If 2 enhancement takes place.

$S_{\text{overall}} = \left[1 - (F_1 + F_2) + \frac{F_1}{S_1} + \frac{F_2}{S_2} \right]^{-1}$

Numerical:

Ques Consider Hypothetical Sys. Used in mathematical model simulation. Suppose floating point instructions improved to run at the rate of $2\times$. but only 10% of instructions are floating point. what is the Overall speedup? Examine is it Successful improvement or not? & take corrective decision.

10% inst^{ns} are floating point ✓.

(p=2)

10% FP
90% I

$$\text{Overall} = \frac{1}{(1-F) + \frac{F}{S}} = \frac{1}{(1-\frac{10}{100}) + \frac{\frac{10}{100}}{2}}$$

System (mathematical model simulation)

floating
↓
10%
(improved)

int
↓
90%

$$\Rightarrow \frac{1}{(1-0.1) + \frac{0.1}{2}}$$

$$\Rightarrow \frac{1}{0.9 + 0.05}$$

$$\Rightarrow \frac{1}{0.95} \quad \begin{array}{r} 0.05 \\ 0.9 \\ \hline 0.95 \end{array} \quad \begin{array}{r} 1.0 \\ 0.1 \\ \hline 0.9 \end{array}$$

$\Rightarrow \downarrow$
 $2\times$

$S = 2$

$F = 10\%$

Overall

$$\Rightarrow 1.05$$

$$\frac{1}{0.95} \quad \frac{1}{10 \times 2} \quad \frac{1}{0.5} \quad 2 \times 10 \quad 0.05$$

It is not correct enhancement
Here rare case goes under enhancement
only fraction of speedup is improved,
perf gain is very less.

In the above case rare event ~~X~~ undergoes enhancement so the performance gain is very less.

Ques → 3 enhancements with following specifications are proposed for new architecture i.e. $S_1 = 30$, $S_2 = 20$, $S_3 = 15$ If enhancements 1 and 2 are each usable for 25% of the time what fraction of the time enhancement 3 will be used to achieve overall speedup of 10.

3 enhancements

$$S_{\text{Overall}} = \left[1 - (f_1 + f_2 + f_3) + \frac{f_1}{S_1} + \frac{f_2}{S_2} + \frac{f_3}{S_3} \right]^{-1}$$

$$10 \Rightarrow \left[1 - \left[\frac{25}{100} + \frac{25}{100} + f_3 \right] + \frac{25}{30} + \frac{25}{20} + \frac{f_3}{15} \right]^{-1}$$

$$\Rightarrow \left[1 - [0.25 + 0.25 + f_3] + \frac{25}{30} + \frac{25}{20} + \frac{f_3}{15} \right]^{-1}$$

$$10 \Rightarrow \left[1 - [0.50 + f_3] + 0.8 + 1.25 + \frac{1}{15} f_3 \right]^{-1}$$

$$10 \Rightarrow \left[1 - [0.50 + f_3] + 0.8 + 1.25 + 0.066 f_3 \right]^{-1}$$

$$10 \Rightarrow \left[1 - [0.50 + f_3] + 2.05 + 0.06 f_3 \right]^{-1}$$

$$\frac{1}{10} \Rightarrow 3.55 + 1.06 f_3$$

$$0.1 = 3.55 + 1.06 f_3$$

$$0.1 - 3.55 = 1.06 f_3$$

$$f_3 \Rightarrow 0.45$$

$$\Rightarrow 45\%$$

$$\begin{array}{r} 1.00 \\ 10.50 \\ \hline 1.50 \\ 0.8 \\ \hline 2.30 \\ 1.25 \\ \hline 3.55 \end{array}$$


$$13.55$$

$$\frac{6.4}{1.06}$$

CPU Execution Time Calculation:-

→ Each and Every processor is connected with common clock which runs at constant speed.

→ $T_1 = 1ns$ $T_2 = 2ns$ } Its not constant running clock.



→ Clock pin is also known as $\overline{H/P}$ pin. Some info is carried over to processor. Clock Generator & Clock pin is connected with C.G.

clk pin

generate clock


The o/p of C.G are time states 12ns

→ The entire 8086 is controlled by clock. Clock generator must run at constant speed then only time states will be having unique value.

eg For every operation, 4 ts are involved.

$t_1 t_2 t_3 t_4$ must be common i.e. 1ns

Time state is defined as rising edge and 010 i.e. falling edge to falling edge. rising edge. 0101 → time state



Edge triggering signals → When the signal is activated based on time state is 101 ✓

Level triggering signals

Active High → 1
Active Low → 0

The signals which are activated based on their transitions called as edge triggered signals.

* Clock / tick / clock tick / cycle / clock cycle / clock period → 101 / 010 ✓

* Based on clock

we are calculating execution time reqd by a computer

CPU Execution time = program Execution time

= no of seconds per program.

✓ Exec. time → $\frac{\text{seconds}}{\text{Program}}$ ✓

Program ⇒ no of instⁿ. → To execute one instⁿ → how many clock cycles reqd

CPU Time ⇒ $\frac{\text{seconds}}{\text{Prog}} \Rightarrow \frac{\text{Inst}^n}{\text{Prog}} \times \frac{\text{cycles}}{\text{Inst}^n} \times \frac{\text{seconds}}{\text{cycles}}$

CPU execution time = no of clock cycles reqd × clock cycle time [time is given]

or.

time is not given, frequency is given.

~~CPI~~ $\Rightarrow$ $\frac{\text{no of clock cycle reqd} \times \text{clock cycle time}}{\text{rate}}$

- If we know the no of clock cycles, instⁿ count we can calculate average no of clock cycles per instruction.

CPI $\Rightarrow$ $\frac{\text{no of clock cycle reqd}}{\text{Instruction count}}$

Under that condⁿ no of clock cycles reqd

$\Rightarrow$ $\text{CPI} \times \text{IC}$

Substitute no of clock cycles reqd for the program. value $\times$ cpu time

$\text{CPU Time} \Rightarrow \text{CPI} \times \text{IC} \times \text{clock cycle time}$
 $\Rightarrow \frac{\text{CPI} \times \text{IC}}{\text{rate}}$

Each and every unitⁿ will be having their own clock cycle.

$\text{CPU time} = \sum_i \text{CPI}_i \times \text{IC}_i \times \text{cctime}$

or

$= \sum_i \frac{\text{CPI}_i \times \text{IC}_i}{\text{rate}}$

i → Data transfer instⁿ, Data manipulation
Transfer of control.

Instructⁿ set

→ A complete processor supports with 3 categories of Instⁿ i.e.

- | | |
|--|---|
| <ol style="list-style-type: none"> ① Data transfer Instⁿ ② Data manipulation Instⁿ ③ Transfer of control Instⁿ | } <u>name</u>
<u>convention</u>
<u>Instⁿ</u> |
|--|---|

Data transfer Instⁿ i → while execution of these instructions, data is transferred from source to Destination w/o change.

we need to identify source of addresses, How many places the data is present.

→ The data is present in 2 places i →

- | | |
|--|--|
| <ol style="list-style-type: none"> ① <u>processor register</u> ② <u>Memory</u> | } → we need addressing
modes. It shows
where the data is
present to operate
inst ⁿ s. |
|--|--|



→ multiple locations.

→ Source/ Destination is either Register or memory.

If its read operatⁿ →

Destⁿ → register

If its write operatⁿ →

Destⁿ → memory

To execute these instructions register & memory acts as a source and destination based on operation nature.

If operation is read, register is destination and if it is write, register memory is destination.

rule

1. The constraint of data transfer instruction is source may or may not have storage. But destination is always have storage.

Eg

MOV #23, AX

Numeric indicator
type of operation

constant

Numeric followed by destⁿ, destⁿ uⁿ source

Constant does not have storage functionality.

Register → Storage functionality.

MOV AX, (#23)

Destⁿ
↓
Storage

register

source may or may not have Storage.

Data transfer Instⁿs are divided into 2 types:→

- ✓ ① Register to Register transfer operations (MOV)
- ✓ ② Memory to Register " "
- ✓ ③ Register to memory " "

① MOV → Data transfer Instⁿ ~~MOV~~ R0, R2

② MOV R0, #2345 ✓ [reverse is not valid]
 ↓ ↓ ↓
 Storage Constant (Immediate Value) Storage

③ Point → 8086 μ p allows move Instⁿ to perform data transfer operation from:
register to register & memory also.

MOV R0, 2345 ✓ (register) [read operatⁿ]

MOV R0, 2345
 ↓
 address

If any no is not followed by # it is treated as address.

(Address of memory).

MOV 2345, R0 ✓ [Destⁿ memory] [write operatⁿ]
 address
 of memory (storage fⁿality).

Registers are present in m

Memory to memory transfer operation is not allowed. There is no use.

Memory reference data transfer operations are :-

① Read and write



memory is divided into equal parts i.e. known as cell

Cell consists of unique address. ^{no is known as}

Memory chip is divided into equal sized parts called cells.

Each cell is identified with unique no called as address.

Each cell understands 2 control signals.

① Read & write

To access any memory cell, send address along with control signal.

Memory chip is represented as following notation

⇒ $64K \times 8$, $64K \times 16$, $64K \times 32$.

Cell size

Total capacity of chip.

By using this capacity, we come to know about no. of cells. It itself gives how many address lines are reqd to enable 1 cell. We enable to identify address space of that chip.

$$\text{Total no. of cells} = 2^6 \times 2^{10} \Rightarrow 2^{16}$$

no. of address lines = 16.

Address space → min val to max val.

$$\rightarrow (0000000000000000)_2 \text{ to } (1111111111111111)_2$$

Each and Every memory chip will be having their own address space.

Memory addresses are represented in hexadecimal no. system. because of user recognition memory is also important.

0000 0000 0000 0000 → 0000 → Each digit is
 1111 1111 1111 1111 → FFFF equivalent to 4 binary bits.

→ The 2nd parameter indicates cell size:-

Default cell size = 8bits

64KB → is valid

64KW ,

$K = 16, K = 32$

↑ it is only valid, if there is binding with 16, 32 & so on...

→ If memory address points 8 bit memory cells called as Byte ADDRESSABLE

→ If memory address points the cell size based on the processor word length. Called as WORD ADDRESSABLE

Suppose 16 bit processor } word length = 16, 32.
32 " " }

→ Memory address Interpretation methods.

Eg 8086 whose word length is 16bits.

Instr. Higher Byte

MOV AX 2000	2000 - 23 → HB	23	2000
	2001 - 45 → LB	45	2001
			2002

Register size = 16bits

8bits

ambiguity

AX = 23 45 ✓

AX = 45 23

Byte addressable memory.


→ we identify through steps as follow

Memory Interpretation are of 2 types $\rightarrow$

① Little endian.

② Big endian.


① Little endian



low address consists of low byte

High " " " " High " "

8086 allows 1st method, Accessed 2 locations.



AX = 23 | 45

AX = HB | LB
 45 | 23


8 bit = 1 byte
 16 bit = 2 byte
 32 bit = 4 byte

32bit processor we need to access 4 locations.

23	2000
45	2001
23	2002
45	2003

reg 2 64 23 45 23 ✓

② Big endian method :-



low address → Higher Byte

High address → lower byte

☐ The default Memory address Interpretation method
 LITTLE ENDIAN

28/12/2010

RISC processor

→ In RISC processor, memory to register, memory to register, Data transfer instructions are implemented with load and store instrⁿs respectively.

(Memory → register)

Load - read operatⁿ. mem → reg (I/P)
Store → write Operatⁿ. reg → mem (O/P).

After enabling the ALU, ALU is waiting for data i.e. present in register. Data is transferred through Data transfer instrⁿs.

Eg Load r0, [2000] → contents.

memory content whose address is 2000 is transferred to r0.

Eg Store r1, [2000] S D
 register → memory

Note → In the RISC, store instrⁿ is followed by source But all other instrⁿ is followed by Destination

→ Except store instrⁿ all the instrⁿs are followed by Destination

✓ Data Manipulation Instrⁿ :

while execution of these instructions, the data undergoes change. These are divided into 2 types.

- ① Bit manipulation Instrⁿ's
- ② Byte manipulation Instrⁿ's

✓ Bit manipulation Instrⁿ : Only one bit undergoes change.

① Instrⁿ's : Set, Clear

(Set C) → carry flag is equivalent to 1 while executing this Instrⁿ.

Set C

Set b PsW. (2)
↓
register

or Set b 80.2
↓
accepting as
set bit. I/P Register

Position undergoes change

80 = 23H
⇒ 00100011

Set bit

00100111

Bit manipulation
Change

Set C

② Clr b 80.1

7 6 5 4 3 2 1 0
00100011

Change.

00100001

✓ This type of Instructions are useful in setting or resetting command word register.

✓ Command word register Each bit is having their own meaning.

If bit = 1 → Set → rotate priority is reflected

If bit = 0 → Reset → fixed priority is reflected.

②. Byte manipulation

These instructions are divided into 3 types

- ① Arithmetic Instⁿ
- ② Logical Instⁿ ✓
- ③ Shift & Rotate Instⁿ ✓

→ one form of I/P is accepted & other form of O/P is generated based upon Instⁿ ✓

① Arithmetic Instⁿ: Arithmetic Instⁿ are used to perform mathematical operations math'cal formula/solⁿ.

These Instⁿs are divided into several types :->


- ADD
- SUB
- MUL
- DIV
- INC
- DEC

X ②. Logical Instⁿ: To enable or disable the internal components of the processor. Logical Instⁿs are used.

Level Triggered Signals are using logical Instⁿs.

↓
Based on pin value, we are having 2 values i.e. high & low. Some pin are activated with high or low.

eg ^{select pin} If chip is in enable state, then memory is active. ✓



eg Nand gates are communicating with chip select pin

* Logical operations are used to enable/disable the internal components of processor or memory.

If any one of the I/P of Nand gate is 0, the o/p is high. ✓

* Level Triggered signals.

2 types.

Active High
Signal

Active Low
Signal

eg: ALE ✓
(Address Latch Enable).
(Pin name).

Pin name with bar
It indicates Active Low

It is connected with latch.
Pin without bar → Active high.

eg CS



Logical Instⁿ: AND, OR, NOT, XOR, CMP
↑
compare

② Shift & Rotate Instⁿ


Shift Instⁿ: This instruction is used in serial data communication. serial

Data Communicatⁿ means bit by bit transmission. It is supported (suitable) when the distance is large between the nodes. (source node or destⁿ node)

② 8251 USART (Universal synchronous Asynchronous Receiver & Transmitter)

→ It is an interface to perform Serial Data Communicatⁿ.

→ How it is executed?




→ It consists
 Internal buffer
 Buffer is used to hold data.
 bit is placed on Transmission line

Based on buffer status we

can conclude the transmission is over or not?

Once the buffer is full, transmission takes place.

shift register are used for serial data transmission.




When sender buffer gets empty, Stop transmission

one node as transmitter & another as receiver by setting 0 bit in the command word register. When the source side is full, start the transmission i.e. LSB of buffer is placed on transmission medium.


Shift operations are divided into 2 types:→

rest of the bits are shift towards right one bit position. Repeat the same operation until buffer becomes empty.


Two Types:



logical shift operation → sign bit is shifted either towards left or right.




→ LSB is lost, 0 is appended. All bits are moves towards right direction.




Serial data Commⁿ → logical shift operation is used.

Arithmetic shift operation → preserve the sign bit, we are not changing the position.




Common property of shifting (Shift operation) $\rightarrow$ loss of data

Shift left



If its n bit register



$n-1$ remain same

$n-2$ is lost

A.g. $n-2$ is moved towards $n-1$ then sign bit is lost.

$$\begin{aligned} 10110111 &\leftarrow 0 \\ &\text{lost} \\ &\text{sign} \\ &= 11101110 \end{aligned}$$

101

Here we preserve sign

Arithmetic Shift operation are used in sign no's multiplication.

Rotate

Conclusion of shift operation

* [After certain operation, the original Data is lost] *

* Use / Significance $\rightarrow$ Rotate instructions are used to perform optimizations in the program.

$\begin{matrix} & & \nearrow \text{carry} \\ R & O & L \\ R & C & R \end{matrix}$

Rotate w/o carry.

no carry.

~~ROL~~
~~ROL~~

Left

Right

Left

Right

Rotate w/o carry $\rightarrow$ ROR
 $\rightarrow$ ROL
 $\downarrow$

→ No new data entered onto register, only positions are changed.

Diagram illustrating the bit sequence and the carry propagation:

The bit sequence is shown as a register with bits labeled from MSB (Most Significant Bit) to LSB (Least Significant Bit). The sequence is 10111011.

The carry propagation is shown as a sequence of arrows indicating the carry from the MSB to the LSB. The carry sequence is 10111.

The final carry sequence is labeled $x_c = 10111$.

Motor

ROL

Stepper motor


anticlockwise $\Rightarrow$ rotate Roll
Clockwise $\rightarrow$ Roll

7. Stepper motor Implementation: $\rightarrow$

~~BOOK AK~~
~~May~~


Rotate operations are meant for optimization. In stepper motor interface implementation with 8086, ROL and ROR instr^s are used to perform clockwise & anticlockwise moving moments.

RCL



Rotate right along with carry. LSB is transferred to carry & carry moved to LSB. Rest of bits are moving towards right.

RCL



These type of instructions are used in

① to identify the no is +ve or -ve. In RCL. After MSB shifted to CY. If CY is set the no is -ve otherwise if it is reset then no is +ve.

RCL

② to identify the no is even or odd.

RCL

LSB bit is always 1 if no is odd.
LSB bit is always 0 if no is even.

0	0 0
1	0 1
2	1 0
3	1 1
4	
5	
6	
7	

even

odd

Memory


Jmp concept

Transfer of Control Instructions.

While execution of these instructions, the program execution sequence is changed. Every transfer of control instⁿ is associated with target address.

↓ Program counter
Program execution


* The program execution sequence is controlled by program counter register. Program counter points starting instⁿ address & immediately it is pointing to next instⁿ address.



Assume:
Program
consists of
4 Instⁿs

PC + 1
↓
Implicit mode

Once the instⁿ I₁ is transferred to CPU → Fetch cycle. At the end of fetch cycle or before executing the I₁, the program counter points to next address (updated).



→ Under the 2nd mode of operation, there is a need of transfer of control instructions to load the modified value into PC.

→ Transfer of control operations are divided into 3 types

Branch Jump Skip

These transfer of control operations again classified into

① Unconditional ✓

② Conditional ✓

→ Unconditional transfer of control while executing these instructions, program counter is loaded with target address w/o checking any condⁿ.

Eg
Unconditional
(B) 2000 H PC = 2000.
JMP 3000 H PC = 3000.
SKIP 2050 H PC → 2050.

TA (next address instⁿ).

CALL 3500 H PC → 3500.

→ Conditional transfer of control instructions:-
While execution of these instructions, condition undergoes evaluation. If it evaluates to true target address is loaded into PC.
If it is false, next instⁿ is executed.

JNZ 2000 Jump non zero. PC ← 2000

Taking previous instⁿ into account we can evaluate true or false.

MOV CX, 0010 H

DEC CX 22

True

MOV CX, 01h

DEC CX, 00h.

False

As long condⁿ is true program counter is loaded with target address. otherwise next instⁿ is executed.

In 8051 $clnz \rightarrow 80, 2000h$

↓
decrement Jump if non zero.

No need to take previous instⁿ into account before loading target address.

Subprograms

to implement subprograms, transfer of control instⁿ are used.

- ① Call
- ② Return.


Repeatedly appeared instⁿs in the main program, collect as 1 program and store it in the separate memory space.

Sort() — 5 instⁿ.

- ✓ 250 Instⁿ ✓ if program language is not supported by subprogram then
- LOC is increases.
 - Memory space Inc. ← disadvantage
 - Time inc.
 - Cost Inc.

Characteristics of Subprogram →

- ① Single entry point } → call → main program
 - ① - single exit point } → return → Subprogram.
 - ② Main program is suspended during the Subprogram execution.
 - ③ Control is send back to main program after completion of Subprogram.
- To implement subprograms, there is a need of run time stack. to store the ~~return~~ addresses



When there is call, there is return.

Call indicates entry point of subprogram.

↓
unconditional transfer
of control instⁿ.

(main prog)
1000
1003

1004 call 2000.

↓
single entry


PC = 1005.



→ 2000 (subprogram)
single return (exit).
→ 1005 return address.
is stored onto runtime stack

* when call instⁿ is invoked / executed, it internally invokes push operatⁿ i.e. prog counter value is pushed onto top of stack. PC is loaded with target address.

* when there is ret instⁿ, call instⁿ internally invokes pop operatⁿ.



→ There is a need of return runtime stack which store return address. Then we call it as Subprogram.

Call	Ret
↓	↓
Push	Pop
↓	↓
Main	Sub.
↓	↓

→ To handle the Interrupt:- →

→ To implement Interrupt controller concept in the processor environment. There is a need of Subprogram Concept. Each interrupt related Subprogram is present in the memory to handle different interrupts. There is a need of transfer the control from main program to subprogram while maintaining the return addresses in the runtime stack.

* The transfer control operation is divided into 2 categories: →

- ① Direct transfer of control operation.
- ② Indirect transfer of control operation.

Call → Direct transfer of control operation: target address is associated with mnemonic.

Return → Indirect transfer of control operation: —

TOC	Uncond ^l al	Cond ^l al
Direct	call, Jump Branch, Skip	JNZ (loops)
Indirect	Return (ret)	—

Point ^{transfer of} Implement one control instrⁿs are enough to get the next instrⁿ address.

Numericals:->

(non pipelined)

Ques ① Consider the unpipelined processor. Assume that it has 1ns clock cycle and it takes 4 cycles for ALU operations and branches, 5 cycles for memory operations. Assume that relative frequency of these operations are 40%, 20% and 40% respectively. What is the Instⁿ execution rate?

CPU Time = ?

Clock cycle ^{time} = 1ns.

no of cycles = 4 cycles for ALU +
no of cycles for memory branches
⇒ 5

$$CPU\ time = \sum CPI_i * ICI_i * CC\ time$$

$$CPU\ time \Rightarrow (0.4 * 5 + 0.2 * 4 + 0.4 * 4) 1ns$$

$$\Rightarrow \underline{\underline{4.4ns}}$$

Page no 90

Q4

Point The components of

Computer Architecture

→ Computer Arc is classified into 2 types based on memory i.e. is single memory architecture, ~~single memory~~ ^{multilevel} architecture.

Single memory architecture: This architecture is also known as VON NEUMANN ARCHITECTURE.

This architecture is designed based on stored program concept.

↓
Only one memory space is used to store program and data.

Performance $\propto \frac{1}{\text{Access Time}}$

Access Time = low.



* Von Neumann arch → If the memory is organized properly, access time is less.

→ Stored program concept means Instrⁿ & data both are in their same memory.

After performing the operatⁿ result is also stored into the same memory.

To make it successful architecture use memory management policies to separate the Instrⁿ area from data area. So.

Ultimately access time decreases. This concept is implement in 8086 μ proc.

16bit processor
Register size = 16bit
1MB

8086 → word length

↓
16bit processor

All register size = 16bit

Physical memory = 1MB $\Rightarrow$ 1M $\times$ 8 bit

Byte addressable

$$\Rightarrow 1M \times 8$$

$$\Rightarrow 1024 \times 1024$$

$$\Rightarrow 2^{10} \times 2^{10}$$

$$\Rightarrow 2^{20}$$

$\Rightarrow$ No of address lines = 20.

address space $\Rightarrow$ 20's to 20 0's to 20 1's.
 $\Rightarrow$ 5 0's. i.e. 00000
 5 1's. FFFFFFFF

$2^{20} \rightarrow$ Entⁿ data } Both is present

Eg
 Col1
 100H

No policy
 is maintained
 while using
 Hno (Random).

100 75
 62 M

Col2
 10H

Policy Row-column

1 R0
 11 20 M

Hno
 63 want
 to access

AT = Search time +
 to search

AT.

AT $\Rightarrow$ high.

Perf = dec.

AT $\Rightarrow$ AT

There is no
 search time.

AT = less

Perf = inc


AT $\propto \frac{1}{\text{Perf}}$

Segmentation $\Rightarrow$ To organize 2^{20} address space we need segmentation.

When 2 different entities are stored in same memory locat^{on} to access them efficiently. There is a need of memory mgmt policies.

BOB6 designer used segmentation policy i.e.
1MB physical memory is divided into
16 logical segments. Each segment size is
of 64 KB.

1MB $\Rightarrow$ 16 logical segments



64 KB


$$\Rightarrow 16 \times 64 \text{ KB}$$
$$\Rightarrow 2^4 \times 2^6 \times 2^{10} \Rightarrow 16 \text{ address lines.}$$

e) 2^{20} . (no new cell added)

[Same cell status is maintained). no cell removed after segmentation)

Base address offset address


The outside address is known as Base address and inside address is offset 16 segments address.



Two entities are stored on FI
Same memory To access
each entity in efficient way we need
segmentation


→ 8086 supports 4 segment registers called as CS (code segment register, data segment register, stack segment register, Extra segment register).

→ Segment registers are used to store the Base address of a segment where code is available.



Code segment register is used to store the Base address of the segment where code is available.

(2) DS → is used to Base address of the segment where ^{the} data is available. total address space.



Point If Base address is not shared by different segment registers then it is called Non overlapping memory organization


(3) Stack segment → is a register used to store the base address of the segment where return address are available.

(4) Extra segment register used to store the base address of the segment where the data is available.

Ques Why 2 Data area in regis.

There is need of identify source address of data & Destⁿ address of data, in case of string operatⁿ [data xfer operatⁿ], Extra segment is used.

→ If there is no string operatⁿ → No use of Extra segment.





Point → In order to execute the string operatⁿ, there is a need of extra segment used to point Destⁿ address.

→ All our PCs - allows VON NEUMANN Arch. Due to this reason it runs in RAM not in ROM. Code memory is present in physical memory. (code Area & data area is same).

Pointer & Index register

→ The offset address of memory segments pointed by. Pointer registers and index registers. part of ↓
To point the offset address of the segment.

→ 8086 supports with 3 pointer registers and 2 Index registers



Point's → Registers are referred by names or internal addresses.

→ To enable single memory location there is a need of BA and offset address.
When there is a need of address of data we need BA & offset.

Base	:	Offset
CS	:	IP Inst ⁿ

→ Instruction pointer register

Instruction pointer register holds the offset of Instrⁿ.

CS : IP

Binding: DS : BP/SI/DI String operation...
no use of ES and

It is correct binding if operation is not string operation

Three possibility of holding address of data

② If operation is string operatⁿ


✓ DS: SI ES: DI
source Dest

①. Base pointer register, source Index register, Destⁿ Index register points the data offset. (if the operatⁿ is not a string operatⁿ)

② If operation is a string, Data Segment register is binded with SI to point source address and Extra Segment is binded with DI to point the Destⁿ address.

Case 3 Stack Area: * Stack pointer register
points / holds the offset of return addresses (stack).
[DS: SP]

Suppose each register size is 16 bit. But internally it consists of Address generation logic circuit. As we are having a need of 20 bit address. But when we combine Base and offset is 16 bit + 16 bit = 32 bit. To convert this 32 bit → 16 bit we need AGC. 4 zeros are added at L.S.



→ To read an Instruction or Data from the memory there is a need of Base and offset addresses to enable the memory cell.

→ These 2 addresses are pointed by Segment register and pointer registers. that means 32 bit address is given as I/P to the memory. Because we are having 8086 memory size is $1\text{MB}(2^{20})$. There is need of logic circuit to convert 32 bit address into 20 bit address.

That circuit is called as (AQLC) Address generation logic circuit.

→ It consists of 20 bit buffer. It accepts the Base address as an I/P and performs shift left operation upto 4 times.

→ After that it accepts offset as a Input and performs OR operation with Intermediate regt. Then it generates 20 bit address.

CS : IP




offset segment register

↓

16 bit

each digit is 4 binary bit. Total = 16 bits

Hexadecimal: 3000 : 1234



Multimemory Architecture

This architecture is also called as "HORYARD" architecture. It is also called LOAD & STORE architecture.

It consists of 2 memory chips. One is code memory & Data memory. (2 memory are separately maintained in processor, one is holding instrⁿ & other holds Data). No segmentation policy is reqd.

Need → Separation of Instrⁿ space and data space.

7. Howard architecture is implemented in 8051 MC
(microcontroller).

7. processor (8086)


Controller (8051)

① MC is off chip


① MC is on chip processor.

There is CPU, memory and I/O. They are communicated through Bus.

There is no need of external communication. As I/O ^{devices} CPU, memory are ^{all} present on the same board.



Ans. How the MC implement HOWARD Arch?



7. 8051 consists of 2 memory chips one is

- ✓ ① read only memory
- ✓ ② random access memory

① ROM is pointed by Program Counter

② RAM is pointed by Data pointer Register

→ ROM is code memory whereas RAM is data memory

* User programs are not allowed ^{to execute} in Boot MC

→ In the embedded systems, Boot MC are contro used.

↓ Embedded system :

→ Any device which includes programmable processor called as Embedded system. Any

Microwave Oven (1) Accepts user IP. ✓ 23 ✓

(2) Decrement user IP 22.

(3) JNZ L (Jump if non zero).
move to previous target address condition

NZ	: 00
T	F

Once the user IP label becomes zero or

Stops the process. (4) Stop. (Stop the heating process)

→ Data (23) is stored in RAM. As power is off, data is lost due to RAM is non volatile memory.

→ code memory → ROM (code remain same, IP data is different due to RAM).

→ Von Neumann arch is suitable for PC's. and Harvard arch is suitable for Embedded system

→ Components of Computer System


→ Computer sys consists of 3 components:-

- (1) CPU
- (2) memory.
- (3) I/O devices.

→ There 3 components are communicating each other using an efficient channel.

Efficient communicatⁿ channel is called as ^{9^m} Bus.

latency of comm. is not ^{measurable} then only we can say. efficient



Communicatⁿ is reqd due to the reason that all of these acquiring different functionality such as.

- (1) CPU → processing !
- (2) Memory → storage of program.
- (3) Input/O/P → provide External communication
↓
System → user
user → sys.

There is a need of communication b/w 3 components
i.e. SB [System Bus]

mem" b/w fast & slow, there is speed gap
to minimize the speed gap, we need
synchronization ✓

System Bus Key characteristics is

Shared transmission medium i.e. one transmission
sat a time

System bus control is in the hands of CPU ✓
because it is fast device which is communicated
with slow bus.

System bus consists of 3 categories of lines.

① Address line ② Data line ③ Control line

① Address lines are used to carrying the address
to memory & I/O.

→ Address lines are unidirectional
CPU only initiates memory / I/O operation by
sending the address to I/O or memory.

Based on no of address lines total capacity
of memory which is supported by the processor
is determined.

Memory is controlled by address lines if we
are having 20 address lines, we can have 1MB.
Memory.

② Data lines are used to carry the data b/w
CPU & memory & I/O Data lines are


Bidirectional Based on the no. of data line, the performance of processor depends.

~~Eg~~ → 8 bit processor ⇒ 8 data lines.

③ → Control lines are used to carry the control signals and timing signals.

→ Control signals are used to enable the operation and timing signals are used to provide synchronization.

→ Control lines are Bidirectional. It is used to carry read & write signals from CPU to memory or I/O devices and also carries interrupt signals from I/O devices to CPU.



* Each and every I/O device is having address which is equivalent to port address.

I/O. → Port address =
Assume I/O address.
(address = 1000)
RD / WR

Memory address space
⇒ I/O address space

CPU ^{want} communicate memory.

↓ need of commⁿ channel → [need of Address & CS]

AL → 1000 } 1000-Address.
CL → RD } RD-control signal ✓ } Memory.

1000-Address
RD-control signal } I/O

↓ Comparison takes place b/w memory & I/O.
Same address is present in both. There is
& even both components are having same
control signals. In this scenario we lead to
unsuccessful operation. CPU time wasted / performance
decreases. To avoid this prob, we require
to modify s/m bus.


→ When the CPU communicates with memory. It
sends the signal requests i.e. address.
Along with the control signal is
placed on the s/m bus. (address lines &
control lines). Assume that memory
address is matching with I/O address.

and control signals leads to same scenario.
The characteristic of bus is shared media.
So memory and I/O devices access the
address and control signal present on
the s/m bus.

If the address and control signals are
matching with memory and I/O. Two
components are initiating the job at a
time it is unsuccessful operation.

because of μ bus allows one transmission at a time.

The no of clock cycles are increased, the perf decreased.




"Single Requests" enables 2 devices.

Point:- To overcome this problem we can use 2 types of system bus organizations one is


- ① Isolated I/O.
- ② Memory mapped I/O.

Isolated I/O: Use the same bus but different Control Signals



Control signals are divided into 2 types

- ① Memory related control signals < MemRD, MemWR, MemIO, MemIOR, MemIOWR, MemIOWR
- ② I/O related control signals < IORD, IOWR



Isolated I/O mechanism is implemented in 8086 μ p.

8086

consists of 3 pin ✓

As the no. of pins, complexity increases.

μ p has 3 pins.

instead of 4 pins.

active high


① M/I/O → Pin (Dual pin/unipin)

Set = 1 ⇒ Active High enabled ⇒ memory enabled.


Set = 0 → I/O enabled (Active low pin).

Three Pins $\Rightarrow$

Both are enabled



Memory mapped I/O




Point $\Rightarrow$ The processor which supports in and out ~~for~~ instructions that processor implements isolated I/O concept


$\rightarrow$ IN out related to I/O device $\rightarrow$ when these are executed, memory is unaffected.

$\rightarrow$ Isolated I/O is also known as I/O mapped I/O

$\rightarrow$ It consists of single bus and some control signals.

Take some addresses from the pool of memory address space and assign those addresses to I/O devices and disable the same in the memory.





I/O (01) is matched with CPU
I/O (01) enabled but do

Even we have efficient memory space, we can't utilize efficiently bcoz of I/O devices are sharing the memory address space

→ BOST we implement memory mapped concept

Central Processing Unit :

CPU consists of three components one is
 ① Register
 ② ALU
 ③ Control Unit

Register :- functionality is storage

Why it is not connected with system bus?
 As we have seen in previous pic, all memory are connected via system bus. But register is not connected with system bus.

CPU → execution of Prog → Prog → memory

(communication)

To get an answer → we need system bus

After the enabling the ALU, we are accessing the data through memory. Access is in High

To reduce the Access time, There is need of register inside CPU

Design constraint

Ques why registers are present in CPU?

Ans When the CPU executes the program, always, communication takes place b/w memory and CPU.

② If the communication takes place, b/w the fast component and slow component. There is a need of synchronization to minimize the speed gap.

③ Under that condition, memory hierarchy is the synchronization mechanism used b/w CPU and memory.


Memory Hierarchy

gathering all supported memories and arrange them on some priority basis.

Objective :-
① Synchronization
b/w CPU & memory.

② Balancing the Bandwidth.
↓
Data transfer rate.
no of bits/sec

System supported memory:-



Follow bottom to top approach of memory hierarchy.

① Capacity Decreases.

② Access time Decreases

Perf $\propto \frac{1}{\text{Access time}}$

Performance Increases

Cost per bit Increases

Instead of accessing from memory, imp. (valuable) data is stored in registers

Imp. & frequently used data in memory

→ Registers are used to store frequently used data in it.

→ Registers are expensive than cache due to security.

→ There is no processor w/o register. The mandatory register set is reqd for the quality of S/P

Registers are used to store the data which is referenced by CPU frequently.

→ Each and every processor consists of a minimum set of registers

Mandatory register is as follows :-

① Program Counter

↓
Mandatory register


→ PC points starting instrⁿ address and immediately it points to the next instrⁿ address.

② Register 1

② Instruction register :-

It holds the currently fetched instruction for the purpose of DECODE

Because IR is predefined by Instruction format.



ADDRESSING MODES

data related.
addressing modes.
Instⁿ related
addr modes


Shows the way where the required object is present.

Instruction

Data

Addressing Modes are classified in 2 types.

- ① Sequential control flow Addressing modes
(data related addressing mode)
(Implied mode)
 $PC \leftarrow PC + 1$
- ② Transfer of control flow addressing modes



Memory

PC itself take
care about
addresses.

Emphasis → How
to get reqd
data
not on how to fetch Instⁿ

- ① Sequential → concentrates on data not on Instⁿ.
control flow

→ Because the process of execution of Sequential Instructions called as Straight line Screening (no need of zig zagging, only straight path).

- ② Transfer of control flow addressing modes.
→ focus on Instructions because of executing the program from random locations.

Types of Sequential Control flow

Addressing modes

These type of Instr^{ns} are divided into subtypes

① Register based Addressing modes.

② Memory Based Addressing modes.

① REGISTER BASED A.M :- only one Addressing mode is implemented i.e. called as Register Addressing mode.

It gives the register name where the data is present.

Eg ①

MOV	AX	,	BX
-----	----	---	----

Data is present in reg with name (BX)

↓
register (D)

↓
register (S)

EA = BX ✓

Eg ②

MOV	r0	,	r1
-----	----	---	----

EA = r1 ✓

↓
D

↓
S

EA $\Rightarrow$ register name.
Effective address. The actual address where

1 Arithmetic Computation required, 1 register reference required, 1 memory reference is reqd. to get the data from the memory.

* Autodecrementing & Autoincrement Indexed Addressing Mode

Autodec } displacement is always constant i.e. 1
Auto inc }

MOV R0, (R2) + ^{Auto} → Post Inc.

Auto-increment ✓

MOV R0, (R2) + Post Inc

$$EA = 0 + [R2]$$

$$EA2 = 0 + [R2]$$

$$EA = [R2] + 1$$

Preincrement / Postdec - :

MOV R0, +(R2)

$EA = 1 + [R2]$ → First displacement is added, then we refer data.

→ This addressing modes are implement the loops i.e. 2 types :

- ① preincrement & postdec
- ② predecrement & postinc

Some of the processors also introduced extra addressing modes called as Scaled addressing modes.

8086 allows scaled addressing

Scaled addressing modes means perform some arithmetic computations b/w the registers to calculate the effective address.

Eg

MOV AX, [SI] [DI]

$$EA = [SI] + [DI]$$

MOV AX, [BP] [DI].

Scaled means we need to perform

$EA = [BP] [DI]$

displacement
+ add.

arithmetic operatⁿ

to calculate EA

MOV AX, [BP] [DI] 600

↓

↓

Base index Relative

eg MOV AX, [BP] [DI] 600 , displacement
↑
Base address Indexed address

Effective address $\Rightarrow$ Base + Indexed + displacement
2 times

→ Only Scaled Addressing Mode is supported by 8086 up. No other processor supports.

→ Transfer of Control flow Addressing modes

↓ PC relative addressing mode.

→ is used in transfer of control flow addressing modes. In this addressing modes the address of the successive instⁿ is transferred into program counter.

eg Jmp 2000
PC $\leftarrow$ 2000

prog counter is automatically loaded with 2000.


→ Effective address = contents of reg. $\Rightarrow [reg]$

Eg reg = 2000

mov r0, (reg)

Indicate Indirect


Addressing mode (Memory)



mov r0, (reg)
↓
[reg]

mov r0, (reg)

1() $\Rightarrow$ 2 Sq Bracket
↓ Indirect
Contents



auto $\rightarrow$ access the data memory to get data.

→ 1 reg reference to get the EA

→ 1 memory reference to get the data

④ Memory indirect Addressing mode $\rightarrow$

→ The effective address is present in the address of operand field


Eg

MOV r0, (1000)


memory address where our effective address is present

MOV r0, (1000)
↓
[[1000]]

again accessing
to get data
effective address



r0 $\leftarrow$ 2345



How these addressing modes are implemented?

Implementation of addressing modes

- Addressing modes are implemented in 2 ways:-
- ① one is implicit mode
 - ② Explicit mode.

Implicit Mode Symbols are bonded with regname.

Eg # $\Rightarrow$ Anything followed by # is constant.
It is only suitable when there are limited no of addressing modes are supported.
Otherwise explicit mode is required if there are large no of addⁿ modes.

MOV R0, # 2345
 data

MOV R0, R1

bonded with regname.
The processor automatically
identify that data
& present in (R1)

MOV R0, 2000 (no # symbol, 2000 is
 (data is present in memory address).
 In memory.
 Read the data & move to R0).

Indirect

MOV R0, (R1)

MOV R0, (2000)

(a) $\rightarrow$ Indirect, min 2 ref are required.


1 ref $\rightarrow$ regname.

1 ref $\rightarrow$ other that value access the memory.

→ If the μ supports with min ~~no~~ set of addressing modes, Implicit implementation is enough to decode the type of addressing mode.

So, Instrⁿ format consists of only 2 fields one is opcode and other is address of operand (No need of decoder to decode the type of Addressing mode).

Explicit Mode: There is a need of extra field reqd in the Instrⁿ format to enable the type of Addressing mode.



Here max no of addressing modes are there so we can say here explicit mode implementation is reqd.

1 → IR
2 → IR
3 → ACC

Date :

Page No. :

(3)

Accumulator register

Accumulator is used to store the input data and o/p data of ALU

ALU ✓

M.

How this implementation undergoes acc to PC

IR

data is placed here
op. | no.

Acc. One register is reqd. to pass the input data we need register i.e.

Decoder

With the help of address decoder we

↓ DS: processing
ALU

are reading the data from either memory or from reg, give that data to ALU.

Default register i.e. Acc is always required to store intermediate results.

Whatever the data we need to pass to ALU, we need the connectivity.

one direction is providing the I/P data & other directⁿ is providing the result.

Register which has directly communication with ALU is known as Acc.

MOV ACC, 40.

① Memory Address Register / Memory Buffer register

MAR

MBR


These registers carries address and data.
resp.

→ MAR → memory adr register is connected with address lines of S/m bus.

→ MBR → memory buffer Register are connected with Data line of S/m bus.

total seq of Prog Exce

Draw the sequence Diagram for read operatⁿ
(read an instⁿ from memory).



CPU want to communicate with Memory & I/O. There is a need of Partially transfer the address into MAR becoz it is connected with S/m address bus.

[PC] → MAR

RD → CL's of SB.

Memory mapped I/O (same address & same signals). all PC Memory is enabled to Memory.

[PC] → MAR → Addⁿ lines of SB.

(instⁿ address) PC value transferred to MAR

instⁿ address

RD → Control lines of SB

Memory is enabled acc to PC

PC used to accen Instⁿ address.



Request must include instⁿ address & control signal

$PC \leftarrow PC + \text{Step size}$


When the source is PC, the destⁿ is always IR.
This process is called as fetch cycle.

Instⁿ fetch (memory to CPU)

→ The process of transferring memory content to CPU based on program counter called as instruction fetch.

is a wait, it itself controls memory. It initiates open

• Instⁿ fetch



After Instⁿ fetch, decoding takes place.

The process of enabling the ALU gates is called as Decoding.


→ If the data is present in the register, IR[AO] IR reg, AO field (content) IR[AO] field gives

the register name where

the data is present so the sequence of operation is

reg $\Rightarrow$ IR[AO] $\rightarrow$ register name $\rightarrow$ ACC

Access register
Content transferred to ACC



If the data is there in the memory, different addressing modes are effected. Under that condition first assume that immediate mode is applicable. So sequence is


Immediate $\Rightarrow$ IR[AO] $\rightarrow$ ACC Dataⁿ

Source = IR[AO] Dataⁿ $\Rightarrow$ ACC

AO is itself data

③ Other than Immediate addressing mode we need to calculate the effective address.

if AO itself is not data then it is memory address.



Process of transferring the data from the IR[AO] into acc is called as


OPERAND FETCH (Raj / Dec 2010)

The process of transferring the data into ALU and convert one form to another form of data based on ALU operation called as Process data

Memory to CPU } Fetch cycle

Inside the CPU } Execution cycle

The Instrⁿ execution sequence is represented by Instrⁿ cycle. It consists of 2 subcycles one is fetch cycle & other is Execution cycle that is shown below



If Source is PC $\rightarrow$ Destⁿ ($\rightarrow$ IR)
If Source is IR $\rightarrow$ Destⁿ (ACC)

$\downarrow$ once Instrⁿ execution is completed, processor is ready to execute next Instrⁿ.

$\rightarrow$ There is always delay due to more time took by EG. So we can't say it's not successful operatⁿ.

Page 1

Stack Org: It allows zero address instⁿ ~~it~~ only supports with push and pop operatⁿ to transfer the data. It consists of only opcode field (no address field).

Accumulator Based n/c

format	opcode	AO.
--------	--------	-----

Memory Content of 2000

1. $2x^2 + 3x - 5$

ALL



Default value
is Red ID NW

(addn operatn
taken place
in ALU):

③ General register organization:

This org allows 2 address & 3 address instⁿs


⇒ 2 address instⁿ consists of 2 address fields in the instruction



(original data is nowhere present, in other words I/p data is modified with o/p data)

⇒ 3 address Instⁿ format → To overcome the prob^m of 2 address Instⁿ where the no of registers are more, we can use 3 address Instⁿs.

Format:



↓
Destⁿ addr


↓
Operand 1 & operand 2 address

Add r_0, r_1, r_2

r_1, r_2 added } No overwrite

Reduced Instrⁿ Set Computer (RISC) allows 3 addⁿ Instr^{ns}

becoz the no of registers are more.




We can send data. But Pware when we connect with ACC we need to send data thro ACC.

Add r_7, r_{12}, r_{13} (no need of maintaining.

becoz whole reg file
is connected with ALU

one register as
ACC).

4 Address Instrⁿ : This Instrⁿ consists of 4 address field



As long as PC is not present in processor then there is need of 4 addr. But PC is mandatory register. So need of 4 addr instrⁿ.

If the four address combⁿ is spec^d
no possibility of size addⁿ

Date:
Page No.: instⁿ


Consider the Hypothetical qm which supports 1 address and 2 address instⁿ formats. The 16 bit instⁿ is placed in 128 word memory. If there exists (2)⁷ address instⁿ How many 1 one address instⁿ can be formulated.

16 bit instⁿ




128 word.

2^7




2 address instⁿ



1 address instⁿ

2^7 cells $\rightarrow$ 1 word.



There are 2^7 cells, each cell contains 1 word.
Address size ≥ 7


2 $\rightarrow$ 4 possible opcodes

Address line $= 7$

Among 4 combⁿ, only 2 are defined.

only one address is req^d

2 combⁿ are free.



$\Rightarrow$ no of free combⁿ

$\Rightarrow 2 \times 2^7$

no of Address free

free combⁿ

One address Instⁿ

opcode Size

0000

0001

1111

2 address Instⁿ


00

01

10

11

opcode



00

01

10

11

If there is no free combⁿ we won't move further.

⇒ Total possibilities 24.

Assume 3 possibility of 2 address.
 1 4 of 1 address.

Min possibility

1 possibility of 2 address.
 3 possibility of 1 address } Map possibility.

Case 1

If 2 address are already there, only 2 combⁿ are possible.

$$\Rightarrow 2 \times 2^7 \Rightarrow \underline{2^8}$$

⇒ Address size = 7 bits

⇒ Instⁿ size = 16 bits

Consider 2 address instⁿ ie

9	7	7
opcode	Addr ₁	Addr ₂

Total = 2 address instⁿ are possible with the above format is 4.


ie

00	01	10	11
----	----	----	----

 already 2 instⁿ are upstcd

The free combⁿ are 2. Use this combⁿ to define 1 address instⁿ.

ie



If there is no free combⁿ, then no alternative

Case 1 If there exists 4 2 address instⁿs one address instⁿs are zero.

Case 2 The min no of 1 address instⁿs supported by the above s/m is equivalent to 1 possibility X addresses.

1 Possibility X Address is 2^7


$\Rightarrow 2^7$ instⁿs

$\Rightarrow 128$

Case 3 The max no of 1 address instⁿs supported by the above s/m is max possibility $\times 2^7$.

Map $\Rightarrow 3 \times 2^7 \rightarrow 128 \times 3$
 $= 384$

Eg Consider a computer s/m that has 32 bit instⁿs and supports with 12 bit addresses of there are 250 1 address instⁿs How many 1 address instⁿ are supported.



$2^8 = 256$

256 combⁿs $\rightarrow$ 256 already defined.

Instⁿs $\Rightarrow 6 \times 2^{12}$

001
100
101

H → 02
L → 05



Machine Instrⁿ & Addr Modes

0000 - 0
0001 - 1
0010 - 2
0011 - 3
0100 - 4
0101 - 5

① - MVI → Move Immediate

②

MVI H, 02H → Hexadecimal

MVZ L, 05H

05H

0000

0000 0101

100p

DCR

L ← 05H

(4 times)

L ← 05H

⇒ ④

First

JNZ

100P

Previous

DCR = 01H

DR

H ←

move to next

JNZ = 3

01

(255 times)

05H

01

Second

JNZ

100P

only 1 time

0 - 1

H (02) ⇒ 8 bits

L 2 0000 0000

register

L (05)

(CY)

10 ⇒ 2

Hexadecimal

8 binary bits

First loop executed = 4 times

1111 1111

② position independent codes (subprograms)

255

⇒ 255
14412
16422
61
108
12
12
32
01
615
128
128

③

we need to call
subprog into main
prog. we need
toc i.e. segd i.e.
call instrⁿ

Point

To implement iterations, subprog there is
need of toc instrⁿ i.e. call
Based on call instrⁿ, PC value
is modified.

only one addressing mode related to Instrⁿ.
i.e. Relative Instrⁿ mode

eg. Main

x1: vmp 4

Everytime PC is loaded

③ Word 40 contains 60 with 1, same operation
the value in



Date:
Page No.:
Loop.

④ (b) whatever 30, that is loaded X.
① load indirect 30

30 → 50 → 70 X
EA

⑤ load indirect 20.

20 → 40 → 60 ✓



④ 1000-1007 Direct MOV R1, 5000

1008-1011 Indirect MOV R2(R1).

1012-1015 Reg. Add R2 R3;

1016-1023 MOV MOV 6000, R2

1024-1027 Halt;


Simple with indirect w/o any. operation →

② → Each word 32 bit, 32 bit require 4 memory locations

to store one word, we need 4 locations
Word 2. 32 bits memory is byte addressable.

PC

⇒ CPU only respond to interrupts only after completion of current execution Instⁿ



if interrupt is present

During the add operatⁿ, return address will be 1016

once add undergoes execution pc pt not instⁿ address is 1016 is pushed onto stack.

(5)

Register $\leftarrow$ memory $\Rightarrow$ 3 clock cycles.

Instⁿ
fetch cycle
OP

Fetching and Decoding
2 clock cycles per word.

Inst ⁿ	Exec cycle	F+D	Execution time	Inst ⁿ size (words)
I ₁	1	4	3	2
I ₂	2	2	3	1
I ₃	3	2	1	1
I ₄	4	4	3	2
I ₅	5	2	0 ✓	1
		14	10	

(24) Ans.

I₁ R1, 5000
I₂ R2(R1) indirectly data is in memory.
I₃ Add.
I₄ Register $\rightarrow$ Memory



Exec cycle

A
D
OP X
PD X


Imp This completes at the end of Decoding. No need of operand fetch & process data

6.9mf

Add A[R0], @B.



ADD A[R0], @B → mem addr.




Add A[R0], @B

2 2

4 memory ref -

4 → to read data



Ques

Consider a base m/c which supports with data transfer, data manipulation, transfer of control instructions which is running at 2Gigahz speed. If the load instructions takes 3 clock cycles and store instruction takes 5 clock cycles. Manipulation instⁿ takes 6 clock cycles and branch instⁿ takes 8 clock cycles. Suppose the frequency of these instⁿ 30%, 20%, 30% & 20% respectively. What is the speedup when the processor executes 1ns. cycle time. where CPI is equal to 1.

Load instⁿ = 3 Clock cycles $\Rightarrow$ 30%

Store " = 5 clock cycles $\Rightarrow$ 20%

Manipulation instⁿ = 6 clock cycles = 30%

Branch instⁿ = 8 clock cycles $\Rightarrow$ 20%

CPU Time = $\frac{\text{no of clock cycle reqd} \times \text{Clock cycle rate}}{\text{Instⁿ count}}$

$$f = 2 \times 10^9 \text{ / sec}$$

$$\text{CPI} \Rightarrow \frac{\text{no of clock cycle reqd}}{\text{Instⁿ count}}$$

$$\frac{1}{\frac{5}{3}}$$

$$\text{CPU time} \Rightarrow \frac{3 \times 30}{100} + \frac{5 \times 20}{100} + \frac{6 \times 30}{100} + \frac{8 \times 20}{100}$$

$$\text{CPU time} = (0.9 + 1 + 1.8 + 1.6) \times 10^{-9} = 5.3 \times 10^{-9}$$

$$T = \frac{1}{2 \times 10^9}$$

$$T = 0.5 \times 10^{-9} \Rightarrow 0.5 \text{ ns}$$

$$\Rightarrow \frac{5.3}{2 \times 10^9} \Rightarrow (5.3) \times 0.5$$

$$\Rightarrow 2.65 \text{ ns}$$

CPI = 1.

$$\begin{aligned} \text{CPU time of Ideal processor} &= \text{CPI} * I_c * \text{Ctime} \\ &= 1 * 1 * 1 \text{ ns} \\ &\Rightarrow 1 \text{ ns} \end{aligned}$$


Speed up $\Rightarrow \frac{\text{Execution time of Base m/c}}{\text{Execution time of Ideal m/c}}$

$$\Rightarrow \frac{2.65}{1} = 2.65 \checkmark$$

✓ Ideal m/c is 2.65 faster than Base m/c.

Workbooks - 91 (Pg)

- (P) (C) a) Array $\rightarrow$ Indexed Add^r mode.
b) *A + r (pointers) $\rightarrow$ Indirect.
(C) int temp = *x $\Rightarrow$ Auto inc (loops).



(1) Direct $\leftarrow$ 1000 - 1007 $\rightarrow$ MOV R1, 3000 $\rightarrow$ Direct $\rightarrow$ (10)
 Register $\leftarrow$ 1008 - 1011 $\rightarrow$ MOV R2, (R3) $\rightarrow$ 10 $\left\{ \begin{array}{l} R1 = 3000 \\ R2 = 10 \end{array} \right.$
 Register $\leftarrow$ 1012 - 1015 $\rightarrow$ ADD R2, R1 $\{ 10 + 10 = 20 \}$
 Register $\leftarrow$ 1016 - 1019 $\rightarrow$ MOV (R2), R2 $\rightarrow$ 10 $\{ 10 + 10 = 20 \}$
 Indirect $\leftarrow$ 1020 - 1023 $\rightarrow$ INC R3 $\{ R3 \leftarrow R3 + 1 \}$
 A.M $\leftarrow$ 1024 - 1027 $\rightarrow$ DEC R1 $\{ R1 \leftarrow R1 - 1 \}$
 1028 - 1035 $\rightarrow$ BNZ (loop) $\{ \text{Target addr.} \}$
 1036 - 1039 $\rightarrow$ Halt $\rightarrow$ TOC (uncond^l) $\{ R1 = 10 \}$

(d)

loop is controlled by R1 $\Rightarrow 10$

$$R_3 = 2000$$

$$M[2000] = 100$$

$$M[2010] = 100$$

Instead of register if we are having M. Indirect RM then we will have M.I as 41

PRD

Q. (a) Reading data, modifying the data, updating the data at same location

100p. work for 10 times

$m[2000] = 100 \Rightarrow 110$
 $m[2001] \Rightarrow 109$
 $m[2009] =$
 $m[2010] = 100$

Dec R1 ✓

10 Times

Loop is executed 10 times, as data is changed upto 2009. 2010th location $\rightarrow$ no operation is performed. After execution, same value is reflected. i.e. 100.


10 Byte address represent size of word i.e. 4.

- Fetch and Decode 2 clock cycles/word.
- ① M-R, R-M $\Rightarrow$ 3 cycles.
 - ② Add 'Instⁿ' $\Rightarrow$ 1 cycle.
 - Inc 4 = 1 cycle
 - Dec 4 = 1 cycle
 - ③ Branch/Instⁿ = ?

	Execut ⁿ	F+D
① MOV R ₁ , 3000 $\Rightarrow$ 3 cycles		$2 \times 2 = 2$
② MOV R ₂ , (R ₃) $\rightarrow$ 3 cycles $\times 10$		$1 \times 2 = 2 \times 10$
③ Add R ₂ , R ₁ $\rightarrow$ 1 cycle $\times 10$		$1 \times 2 = 2 \times 10$
④ MOV (R ₃), R ₂ $\rightarrow$ 3 cycles $\times 10$		$1 \times 2 = 2 \times 10$
⑤ Inc R ₃ $\rightarrow$ 1 cycle $\times 10$		$1 \times 2 = 2 \times 10$
⑥ Dec R ₃ $\rightarrow$ 1 cycle $\times 10$		$1 \times 2 = 2 \times 10$
⑦ Briz $\rightarrow$ 90		$2 \times 2 = 4 \times 10$
⑧ Halt $\rightarrow$ 0		$1 \times 2 = 2$ <u>110</u>

There is no operand fetch and Process data

(11)

24bit Instrⁿ $\Rightarrow$ 3 byte $I_1 \rightarrow 300 \leftarrow PC$

302

 $I_2 = 303 \leftarrow PC$

305

 $I_3 = 306 \leftarrow PC$

308

 $I_4 = 309 \leftarrow PC$

311

Multiple of 3 $\rightarrow$ so we cansay that 300×2 $\Rightarrow 600$

600 is multiple of 3

(12)

16	1020
1	1001
18	1000

 $R_3 \leftarrow 1$ $R_d \leftarrow 1000 + 1 \Rightarrow 1001$ $R_d, 1000$ $1001, 1000 \Rightarrow R_d = 1001$ $18 + 1 = 19$

Store 0(RD), 20

1001, 200

① Immediate

② Index

③ Direct

④ Index

① mov R3 1

Immediate $R_3 \leftarrow 1 \rightarrow R_3 = 1$ ② load R_d, 1000(R₃); $\rightarrow$ Index $R_d \leftarrow 1000 + 1 \rightarrow 1001$ ③ addi R_d, 1000 $\rightarrow$ Direct $R_d = 1001 + 1 = 1001$ ④ Store 0(R_d), 20 $\rightarrow$ IndexEA: 0 + 1001 $\rightarrow$ if I $\rightarrow$ is not add^r, data

1001

(13)

(d)

 $R_1 \rightarrow M[100]$ $M[100] \rightarrow R_2$ $M[100] \rightarrow R_3$ Register $\rightarrow$ MemoryMem $\rightarrow$ RegisterMem $\rightarrow$ Register

Mem is common factor

Register is used to

speed up.

 $R_1 \rightarrow R_2$
 $R_1 \rightarrow R_3$
 $R_1 \rightarrow M[100]$
First $R_1 \rightarrow R_2$ transferred $R_2 \rightarrow R_3$ transferred

Register time is less as compared

to memory access time instead

if transferring the data from Reg to Memory

we will transfer data from Reg to Reg

(14) (6)

Self Relocating code $\rightarrow$ Subprograms.
Auto inc $\rightarrow$ addⁿ mode of data.

(15) (2)

Privileged $\rightarrow$ grⁿ compulsory to handle the interrupt.

(3)

RFE with $\rightarrow$ After ^{the} control send back to main prog, (2 interrupt handling is not possible).
Only one interrupt is serviced first.

If interrupt is present, def service routine need to be executed. Then control come back to main prog.

(17) (2)

(18)

$\mu p = 4.5 \mu sec$

$I_1 \rightarrow H.P$

$I_1 = 25 \mu sec$

$I_3 \rightarrow L.P$

$I_2 = 35 \mu sec$

Range of time for I_3 ?


$I_3 = 20 \mu sec$

✓ Response time $\rightarrow$ Time required to respond to that interrupt $= 4.5 \mu sec$

(3 Interrupt occur simultaneously)

$\Rightarrow$ After I_1 & I_2 , CPU respond to I_3 i.e

$\Rightarrow$ Min $\rightarrow$ I_3 Suppose one Interrupt I_3 is present



Range (I_3) $= 20 + 4.5$

$\downarrow$ Response time
Service time

Min

(b)

$$R_3 = \text{Response time} + \text{Service time}$$

$$\Rightarrow 20 + 4.5$$

$$\Rightarrow 24.5$$

$$\begin{array}{r} 4.5 \\ 20 \\ \hline 24.5 \end{array}$$

$$\text{Map } R_3 = 25 + 4.5 + 4.5 + 35 + 4.5 + 20$$

$$\Rightarrow 93.5 \text{ msec}$$

$$\begin{array}{r} 75 \\ 15 \\ \hline 90 \end{array}$$

(19)

Absolute add $\rightarrow$ address of operand field

(d)

Relative $\rightarrow$ arithmetic operation also. $\downarrow$ deals with data

(20)

a

(21)

c

usage

Instruction Cycle

Instrⁿ cycle consists of 2 subcycles, one is

(1) fetch cycle

(2) execution cycle


(1) Fetch cycle reads the instrⁿ from the memory based on program counter address.(2) At the end of this stage, program counter is incremented by step size to point the next instrⁿ address.

(3) In the execution cycle, three operations are carried out

(1) Decoding $\rightarrow$ it enables the ALU gates.

(2) operand fetch: It reads the data either from register or memory & Accumulator.


(3) process data: It converts one form of data into another form.



Suppose Acc is 16bit

16 + 16 →
Regist generated by ALU = 17bit.
(17bit data is 104).
16bit (capacity).

So we can say Extra storage is reqd.



When ALU generates a result which is greater than the size of Accumulator then it is a loss of data.

Extra Storage is changed Acc to ALU. ALU is not accepting any i/p data from ES.

To maintain correct result, generated by ALU, there is a need of extra storage which is communicated with ALU, in outward direction.

Extra storage is a flag register or program status word register.

Flag is flip flop (Bistable device), It can be set or reset based on the nature of ALU.

→ Flag register consists of set of flip flop. Individual flag is flip flop which is set or reset based on the result nature of ALU.

→ Flags are classified into 2 types

- ① Conditional flags.
- ② Control flags.

Conditional flags → These flags are associated with conditions. These are set or reset based on the status of condⁿ.

All condⁿ of flags are directly connected with ALU.

Control flags → Based on the status of these flags, prog execution sequence is altered by programmer.

Conditional flags → Types:

① CARRY FLAG

Condⁿ : It stores extra bit out of MSB.

10110
10001

1/00111

→ This operation is performed by ALU. After ALU, it checks the condⁿ of extra storage.

① If condⁿ is true, then set the carry flag.

[CY = 1] (Set)

~~P. Jan~~

Date: _____

Page No.: _____

①. If the condⁿ is false:

$F = \text{reset} = 0$ $\frac{CY}{NC}$

→ In mathematical model simulatorⁿ, this carry flag is effectively used.

②. parity flag → :

is used in the serial data communication.
The condⁿ is

Odd no of 1's present in the reg^t
→ In Arithmetic, parity flag is of no use.

→ It is set to 1 $\boxed{PO = 1}$
 $F = 0$ $\boxed{PE = 1}$

③ → Auxiliary flag carry flag is used in BCD arithmetic computation i.e. decimal arithmetic auxiliary carry are used.

Decimal no are used in 2 ways.

① unpacked BCD.

② Packed BCD.

① Unpacked BCD ⇒ 1 digit = 8 bits

(8 bits) 0 — 0000 0000

(16 bits) 23 — 0000 0010 0000 0011

→ byte

It requires more memory space to store the no. into the memory. To reduce the memory space packed BCD notation is used. In the packed BCD, (1 digit = 4 bits).

1 digit = 4 bits ✓ 0 - 0000 ✓
23 - 0010 0011 ✓

By default we consider packed BCD if BCD is not mentioned as packed BCD or unpacked BCD.

Condition: If there is an extra bit from 3rd bit to 4th bit.

lower nibble → higher nibble
 89 → 1000 1001 89 converted into packed BCD.

+ 28 → 0010 1000

1011 0001

There is an extra bit from 3rd to 4th bit i.e. 1

Higher nibble
 Lower nibble

If the condition satisfies true then $T = 1 = AC$

False = 0 = NA No auxiliary carry

(4) Zero flag:

Condition → Is the acc. value is zero. ✓

Zero flag → If it is true, if the condition is zero.

Eg $x_0 = 12, x_1 = 12$

SUB x_0, x_1
 acc = 0
 Then condition is true → set
 Conclusion → 2 no's are equal

It is false, if the condition is non zero.

Compare operation

If both are zero, then set
 If both are not zero, then reset

$$r_1 = 8$$

$$r_0 = 12$$

Sub r_0, r_1
 $Acc = 4$ zero

Case 2

If the no is not equal then we can say whether the no is greater or less.

$$r_0 = 12$$

$$r_1 = 8$$

$$4$$

$$\boxed{\text{Zero flag} = 0}$$

$$\boxed{CY = 0}$$

If means $\rightarrow$ The operation is such that $r_1 < r_0$.

Sub r_0, r_1

$$r_0 - r_1$$

$$\Rightarrow 12$$

$$23$$

Borrow is reqd.

$$\boxed{\text{Zero flag} = 0} \rightarrow \text{reset}$$

$$\boxed{CY = 1} \text{ set}$$

Case 3

$$\boxed{\begin{matrix} r_1 = 23 \\ r_0 = 12 \end{matrix}}$$

Conclusion

Second parameter $>$ 1st parameter

$\rightarrow$ When executing Compare Operation, 8085 invokes Subtraction. If the 2 values are equal Zero flag is set. If 2nd value is less than 1st value, then zero flag is reset and carry flag is also reset.

$\rightarrow$ If the 2nd operand is greater than 1st operand, then zero flag is reset & carry flag is set. 8085 means the op of Compare operation reflects on 2 flags called as zero flag and carry flag.

111
1011 4 bit register
0101 4 bit register
1/0000 4 bit register

If value of acc is zero, then
condn of zero flag is
satisfied.

Acc.
↓
Acc content
is zero,
the result
is zero.

Zero = Set = 1 = (Z) ✓

loop is terminated.

Zero = reset = 0 = NZ ✓

loop is executed.

NZ
↓
recognized
by processor

Sign Flag : →

condn is the MSB Bit of Accumulator is 1. If
it is 0, it means negative ^{logic} otherwise
if it is zero, then positive ^{no.} logic.

101011
100100
1/001111
↓
MSB.

This part is reflected in acc

→ Sign flag = F = reset = 0 = PL

↓
Positive logic.

→ Sign flag = T = Set = 1 = NL

↓
negative logic.

Overflow flag :

Def: Overflow flag indicates the range of no's
supported by the S/m.

If the max limit/ ^{no's limit} is exceeding, it set the
overflow to (1)

Condⁿ → Is there any carry into MSB & no carry out of MSB. Or vice versa.

If any of the condⁿ satisfy $\Rightarrow$ overflow flag is set.

Otherwise reset

```

  1 1 1 0 1 1
  1 1 1 0 1 1
  0 0 1 0 1 0 1

```

Carry into MSB.
Carry out of MSB

1 / 000 1100 $\rightarrow$ reset

Overflow = f = Reset = 0 $\rightarrow$ NO overflow (NV)

= T = Set = 1 - OV (overflow)

Page No 112

(a) Only ALU takes the resp of setting and resetting the flags.

```

  0 1 0 0 1 1 0 1
  1 1 1 0 1 0 0 1
  1 0 0 1 1 0 1 1 0

```

Status $\Rightarrow$ CY = 1 ✓

Overflow = 0 ✓

Sign = 0 (reset) ✓

Carry

MSB $\Rightarrow$ 10,0 ✓

Char

	CY	NV	Sign	AC	P/E	NZ
Binary	1	0	0	1	0	0 ✓

Control flags:


→ There are 3 control flags.

- ① trap flag.
- ② Interrupt flag.
- ③ Direction flag.

① TRAP FLAG (Programmer): Trap flag is equivalent to 1, Single step execution is activated.

Suppose prog contain 10 instⁿ, then one instⁿ is executed (stop the process).

Each enter button indicates the enable the trap. For the next instⁿ, we are pressing the enter button, or means we are setting trap.



t=0 exectⁿ starts from starting to ending until break pt.

(F10) ⇒ $t=0$ → all instⁿ are executed until Break pt.

define status of trap flag.

(F8) = $t=1$ → Single step execution

Eg $t=1$ →
 $g=0$ →


If trap flag is disabled, it means execute all instⁿ until Break pt.

(2) Interrupt flag

→ To enable or disable the interrupts this flag is used


Maskable → Changing the status of Int. flag.
Non maskable are not changing the status of Int. flag.

Interrupt → 1 (Enable) ✓
 → 0 (Disable) ✗




(3) Direction flag : This flag is used in string manipulations.

There is a need of transferring of bulk data
then we use string operation.



Steps of String Manipulation:

- ① Initialize source and destination area
- ② Identify the length of the string.
- ③ Identify starting address or ending address of the string, which is passed as a input.
- ④ Set or Reset the Directⁿ flag.
- ⑤ perform string move operation.



- ② Identify the length of the string is 3.

CX = 3

Count register

- ③ Startⁿ address and ending address

Dec count
one offset

CID ⇒ Clear Directⁿ flag

* Raj Last day
31/12/10. 2010

Date :

Page No. :

No need of inc source & Destⁿ address. The source & Destⁿ add^r are automatically inc until count becomes 0.

→ CLD (All Instⁿ info are included incs).

→ MOVSB → Move Byte String from source to Destⁿ.

Due to cld, we won't write movsb again. as count automatically perform dec operatⁿ.

→ STD Set Directⁿ flag → auto dec of source & Destⁿ add^r.

* It is optimization because it is performed acc to Directⁿ flag. The total execution is changed.

RISC Vs CISC

Architecture is divided into ~~RISC & CISC~~ two types based on the types of Instⁿ. i.e.

① Fixed length Instⁿ → RISC

② Variable length Instⁿ → CISC


Characteristics of RISC processor :-

① RISC supports ^{more} Rich register set.



→ RISC processor consists of Overlapped Register Windows.
 → Each register window consists of 3 types of registers


- ① Input register
- ② local registers
- ③ o/p register



→ RISC processor also supports with global registers

→ window size = $L + 2C + 4 \rightarrow$ global reg.
 ↓
 No of local registers

All global reg are accessible by reg window.



* O/P of 1st reg act as I/P of 2nd reg. and process goes on.

* Register file = no of windows (w) $[L + C] + 4$

common register

Common register $\Rightarrow$ 1 set

Each window consists of one local + one common register (C).

More no of registers inc, addressing no of modes will
per inc be dec.

2nd characteristics

→ less no of add^r modes. Because more no of registers. Most of time data is available in Register. So. add^r modes is reduced.

Indexed or Register indirect are efficient mode to read the data from memory. So. most of the time we will use these add^r modes.

3rd char^o. Fixed length of Instⁿ is supported.

4th char → one Instⁿ per cycle (all the Instⁿ size is same).

Average CPI of RISC = 1

5th char If all instⁿ is completed within 1 cycle we can say Successful pipeline is implemented.

Eg of RISC ① → ARM → Advanced RISC m/c.

② → power pc

③ → Motorola 68000

④ → Mips (Microprocessor w/o Interlocking pipeline stages)

20 (a)

23 (d)

12 reg windows = 12

global windows = 16

I/P = 8.

local = 16

O/P = 8.

Window size

⇒ 12.

Total no of reg = $w(L+C) + 4$

⇒ $12(16+8) + 16$

Reg windows

⇒ 16+16+16

⇒ $12(24) + 16$

⇒ ~~329~~ 304 ✓

$$\begin{array}{r}
 24 \\
 162 \\
 \hline
 144 \\
 24 \times \\
 \hline
 384
 \end{array}$$

Reg window = $L+2C+4$

⇒ $16+16+16 = 48$ ✓

$$\begin{array}{r}
 24 \\
 12 \\
 \hline
 48 \times 11 \\
 \hline
 24 \times 28 \\
 \hline
 168
 \end{array}$$

24 CISC

MOV AX, 05 ✓ 1 clock

MOV BX, 06 ✓ 1 clock

MUL AX, BX; 40.

Multiply AX with BX

42 clock cycle

RISC

MOV AX, 00 — 1

MOV BX, 05 — 1

MOV CX, 06 — 1

Start ADD AX, BX

loop Start; loop till CX=0.

15

Normal operatⁿ, But

then also we are

performing mul

By default Immediate add^r mode, the clock cycle

is 1

$1+1+1+12=15$

Denominator run faster than Numerator

Speedup = $\frac{ET_{CISC}}{ET_{RISC}} = \frac{42}{15} = 2.8$

RISC — code will run faster than CISC by 2.8

(a) 1.18 ^{change} → 1.45

Date :

Page No. :

Accessing

(25)

Operand Addr mode

Frequency %

Register	30
Immediate	20
Direct	22 → (Memory reference)
Memory indirect	17 (2 memory ref) ⁵⁰ ₃₃
Index	11 (3 memory ref) ¹¹ ₁₀₀
	100 (1 → arithmetic)

No of cycles.

(memory ref)

- (1) Read from memory
- (2) Index Arithmetic computations.
- (3) Operands are available in registers or within the Instⁿ itself.

2.

1

0

Average operand fetch = 2

→ 30% of 0 + 20% of 0 + 22% of 2 + 17% of 4 + 11% of 3.

$$\Rightarrow \frac{30}{100} \times 0 + \frac{20}{100} \times 0 + \frac{22}{100} \times 2 + \frac{17}{100} \times 4$$

$$+ \frac{11}{100} \times 3$$

$$\Rightarrow \underline{\underline{1.45}}$$

(26)

Change

What is the speedup in the Instⁿ execution rate if the same or pipelined. Assume a 0.4 nsec overhead and consumed in setup and clock skew ^{time} together.

AW = 4 cycles. $\Rightarrow$ 45%
 Branches = 3 cycles. $\Rightarrow$ 15%
 Memory ops = 5 cycles. $\Rightarrow$ 40%.

~~$T_2 = 1ns \Rightarrow 1 \times 10^{-9} \checkmark$~~
 ~~$F = \frac{1}{T} \Rightarrow \frac{1}{1 \times 10^{-9}} \checkmark$~~
 Execution time of pipelined $\Rightarrow 1 + 0.4 = 1.4ns$.

$\Rightarrow$ Execution time of unpipelined.

28 (b) Relocation $\rightarrow$ pc relative

(d)

31 (d)


32

33 (C) $\rightarrow$ EA = $\begin{Bmatrix} BX \\ DI \\ SI \end{Bmatrix}$

34 b $\rightarrow$ Scaling Ind group mode concept.
 $EA = \begin{Bmatrix} BX \\ DI \end{Bmatrix} 2000$
 $\uparrow$
 displacement
 $\Rightarrow [BX] + [SI] + 2000$
 displacement

34 (b) Need of 3 reg to store 3 values

if in no where took as i/p so we are replacing



Pipelining

→ High performanced architecture

↳ exhibits concurrent execution.

High performanced architecture performs concurrent execution. ✓
program

→ Concurrency → more than one event execution.
is called as concurrent execution.

event → program → Instⁿ → Subprogram.

→ Concurrency implies to ① parallelism ② simultaneous
③ pipelining.

① Parallelism

② Simultaneous

③ pipelining

→ Parallelism: → Two or more events executed
at same time period (min and
max value both are present).
(0-5 sec).

→ Simultaneous Two or more events executed
at same time instance. (no range).

→ pipelining → Two or more events executed
in overlapped time span.

Classification of High performanced Architecture.

According to Flynn's Classification, architecture is divided into four types based on Instrⁿ Stream and data stream.

(1) SISD (2) SIMD (3) MISD (4) MIMD.


* Single Instrⁿ Single Data Stream

(1) SISD (only one Instrⁿ / data fetched at a time).

↳ Uniprocessor Spm

* Single Port

The operations are.



Each processor consists of one control unit. whereas if processor consists of more than 1 control unit it is multiprocessor. only one memory accessing is possible.

Instrⁿ fetch → Unidirection


Memory fetch → Bidirection

Single Instrⁿ Multiple Data Stream

Multiport memory.

(2)

SIMD



Single port only one element goes specⁿ.

Date: _____
Page No.: _____

1. If its multiport memory, w/o conflict data is transferred. multiple

2. Same Instⁿ is operated on multiple data elements.

3. In matrix multiplication, data elements are different i.e. (A, B, C), operation on the data element is same.


4. Two implementation of this architecture
① Array processor
② Associative Array processor.

→ The memory w.r.t Array processor is RAM chip.

→ Associative Array processors → Associative memory chip.

① Array processor: MPP → Massively parallel processor.

② Associative Array processor



ex. If all the processors are homogenous processing element (all are ^{accessing} same memory, performing same operations). So it means Simultaneous execution is possible.

The way of accessing data is known as concurrency.


* SIMD exhibits (Spatial) concurrency.

MIMD → (Multiple Instrⁿ fetch)

→ There is no implementation. Multiple processors are there, only one process is executed once. So it means it's not economical.

MIMD → Multiprocessor architecture →

Multiprocessor consists of control units, their associated processing units & memory.



* Multiple control units.

* Multiple private memory.

No simultaneous operations. Always Homogenous & not Unicore. Similar processor is not designed. Simultaneous execution is not possible.

parallelism is achieved in known asynchronous Helix. All processor need not to be simultaneous. Here we are achieving asynchronous concurrency.

→ Based on the 4 arch, SRMD is having concurrent exeⁿ, MMD is having concurrent exeⁿ

Point →

In the uniprocessor, ^{5^m} By the implementation of pipelining concept, concurrent executions are implement. Concurrent executions are exhibited.

Pipelining (overlapped executions).

Principle

The principle of pipelining is one stage o/p is connected with another stage ~~if~~ Input

Defn :


→ Accepting one Input (new) at one end and before previously accepted Input appears as an output at the other end.

Old & new I/P both are there. Old exeⁿ is not yet completed, but new i/p is accepted. Both are possible for exeⁿ

✓ The pipelining principle is accepting new I/P. for every new clock cycle.

Concept 6. (Pipelining) $\downarrow$ (decomposition) $\downarrow$ Dividing the prob $\downarrow$ Subproblem (Execute simultaneously)

It is continuous process - pipe consists of different stages such as.



Intermediate latches (to store regst).
or
pipelined register


✓ Pipelining consists of k stages, one stage o/p is connected to another stage I/P. All these stages are controlled by common clock.

✓ Intermediate regst is stored in high speed latches. Also called as pipelined register or buffers.

→ The instrⁿ execution sequence in the pipeline is represented by space-time diagram.

* Space diagram.

Program = 4 Instrⁿs. (I_1, I_2, I_3, I_4)



x axis → time
y axis → stages

I_1 → It appears as an op at one end then new I/P is accepted.

I_1 execution is completed till S_4 .

Pipelining allows I/P's even if previous are not yet completed.

∴ Same clock cycle is used by Instrⁿ 1 and Instrⁿ 2. It is overlapped Execⁿ. The first and last stage are non overlapped and rest of the stages are overlapped.

→ New I/P is accepted as pipelined I/P. For every clock cycle, new I/P must be entered in characteristic of pipeline.

→ After 4th clock cycle, no new I/P is accepted as all Instⁿ are over.

→ Except 1 and 7, all are overlapped execution where overlapped execⁿ is possible. It is known pipelining.

→ [Temporal concurrency → Parallelism]

Same time can be utilized, same stage is utilized by multiple Instⁿ.

→ Space diagram indicates execⁿ sequence of pipelining.

→ $I_1 = 4$ clock cycles (I₁ is present, among 4 clock cycles, 3 clock cycles are overlapped with other Instⁿ).

→ There are n inputs, k stages. If n inputs are divided into 1 and $n-1$.



→ n I/P's $\rightarrow 1$ $n-1$ $(K+n-1)$ cycles
 $\checkmark$ k stages $(K+n-1)$ cycles. to execute n instⁿ of k stage.

cycle time depend upon oscillator.

Derivations :

- When n tasks are executed with K staged pipelined the first task requires K cycles to complete the operation. The remaining $(n-1)$ tasks, emerge from the pipe at the rate of 1 task per clock cycle, so it requires $(n-1)$ cycles to complete the operation. Therefore

total cycles $\Rightarrow \boxed{K+n-1}$ ✓

- If clock cycle time is (t_p) , the total execution time is equivalent to $(K+n-1) t_p$.

Consider you pipelined processor that performs same operation and each task takes a time t_n to complete the operation. The total execution time is equivalent $n t_n$.

- Speedup $\therefore \frac{\text{Execution time of non pipelined}}{\text{Execution time of pipelined}}$

$\Rightarrow \frac{n t_n}{(K+n-1) t_p}$ ✓

→ As the no of tasks increases i.e. consider an ideal ^{pipelined} processor where average CPI ≥ 1 .

$$CPI \geq 1 \quad \checkmark$$

$$\text{Clock per Inst}^n \Rightarrow 1.$$

→ Under this condⁿ, execution time of pipelined

$$\rightarrow [n * t_p]$$

$$\text{Exec}^n \text{ time} = n * t_p \quad \checkmark$$

$$\text{Speedup} = \frac{n * t_n}{n * t_p}$$

$$\checkmark \quad \boxed{\text{Speedup} \Rightarrow \frac{t_n}{t_p}}$$

→ If we assume that ^{the} time takes to process a task is same in the pipelined and non pipelined processors.

↑ non pipelined ~~time~~ time

$$T_n = K * t_p$$

→ ~~The time req.~~ $\rightarrow$ pipelined execⁿ time.

$$\text{Under this cond}^n \rightarrow \frac{K * t_p}{t_p} = \text{Speedup}$$

$$\boxed{K \approx \text{Speedup}} \quad \checkmark$$

→ The above formula states that if the η is working with 100% efficiency. The maximum speedup = pipelined depth

no of stages present in pipeline $\rightarrow$ pipelined depth.

Problem :-

The Instrⁿ pipelined which has speedup factor (10) while operatⁿ with 80% efficiency. How many no of stages are present in that Instrⁿ pipeline.

→ Speedup factor = 10. ✓

Efficiency = 80%. (

No of stages = ?

$$\begin{aligned} \text{80\%} &= \frac{10}{S} \times \frac{100}{100} \\ \text{100\%} &= \frac{80}{100} \end{aligned}$$

Possible

S = K with 100%.

80% ——— 10

80% 10

$$\begin{aligned} \text{100\%} &= \frac{10}{S} \times \frac{100}{100} \Rightarrow \frac{10}{S} \\ \frac{80}{100} &= \frac{10}{S} \Rightarrow S = 12.5 \approx 13 \end{aligned}$$

Map speed up

② 13 Ans ✓

$$\begin{aligned} (K+1)P &= 13 \times 10 \\ &= 130 \end{aligned}$$

Pipeline A
8 stages
5 stages
2ns
3ns
1ns
2ns
2ns

over

Ans
98 nsec

Consider 2 pipelined A and B where pipelining A having 8 stages of uniform delay of 2 nsec. The pipelined B is having 5 stages with respect to stage delays 2nsec, 3nsec, 1nsec, 2nsec and 2nsec. How much time is saved if 100 Instrⁿ are pipelined using A and instead of B?

Date: _____
Page No.: _____

Date: _____
Page No.: _____

7. Uniform delay pipelined $\rightarrow$ ^{All} ~~the~~ stage delay are equal

9/ $t = 1 \text{ nsec}$ $\rightarrow$ All stages must complete in 1 nsec.

→ Non Uniform delay :- The stage operatⁿ itself takes more time.

S_1 $S_2 = 2 \text{ nsec}$ S_3

Different time are associated with stages.
It is known as non pipelined.

$$t_p = t_p$$

$t_p = \text{max stage delay.}$

→ CLK Cycle is changed to $\text{max}^{\text{stage}}$ delay i.e. 3 nsec
for every 3 nsec, the O/P line is
given as I/P to next line. If
is non uniform stage.

→ Buffers are used as interface reg, latches,
if all buffers are controlled by
clock, if buffer delay is zero then
there is no time adjusted w.r.t clock.

Eg. Buffer delay = 5 nsec

7. $t_p = \text{max storage delay} + \text{buffer delay.}$

Case

After all the possible cases, at the time of designing the pipeline, Insec is time to maintain. Designed pipeline is in operatⁿ, whatever assumption before

→

pipeline, ^{they stand on} Once it is in operation small fraction delay is possible to complete the stages.

→

Set up the clock ^{once} before the pipelined designing is over. Before deliver we need to adjust the clock. The fraction of time is changed is set up time, skew time.

→

$t_p = \text{max stage delay} + \text{Buffer delay} + \text{Setup time}.$

→

Uniform $\Rightarrow [t_p = t_p]$

→

Non Uniform $\Rightarrow [t_p = \text{max stage delay}]$

→

Buffer delay $\Rightarrow t_p = \text{max stage delay} + \text{Buffer delay}.$

→

Setup time $\Rightarrow t_p = \text{max stage delay} + \text{Buffer delay} + \text{Setup time}.$

2 stage pipelining $\Rightarrow$

→

Consider four stage ^{instr} pipeline, where different Instr^s are spending different amt of time at different stages.

- ① How many clocks are reqd. to complete them?
② What is ^{the} Speedup?

It is not uniform and non-uniform delay

	S_1	S_2	S_3	S_4	
I_1	2	1	2	2	7 ^{add all}
I_2	1	3	3	1	8
I_3	2	2	2	2	8 $\rightarrow$ 15 cycles
I_4	1	2	1	2	6
					29

Speedup = $\frac{\text{Exec}^n \text{ time of NP}}{\text{Exec}^n \text{ time of pipeline}}$

Unrolled Pipeline

S_4				I_1			
S_3			I_1	I_2			
S_2		I_1	I_2	I_3			
S_1	I_1	I_2	I_3	I_4			
	t_1	t_2	t_3	t_4	t_5	t_6	t_7

																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											</
--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	----

waiting for stage 1 $\rightarrow$ busy with 3.

a) Pipelined processor is having fetch decode execution and write back stages. FDEW
FDEW

If following instⁿs are executed in the above pipeline what is the speed up if fetch decode write operation ^{takes} 1 clock which execution takes 3 clocks for multiplication and division and 1 clock for other instⁿs.

ADD R₅, R₀, R₁


no data
dependency

MUL R₇, R₈, R₉ → 3cc

SUB R₃, R₄, R₆

DIV R₁₀, R₁₁, R₁₂ → 1 clock

STORE R₁₃, X




	F	D	E	W
Add	1	1	1	1
Mul	1	1	3	1
Sub	1	1	1	1
Div	1	1	3	1
Store	1	1	1	1

Clock cycle = 12 ✓.

Speedup $\Rightarrow \frac{\text{non pipeline}}{\text{pipeline time}} = \frac{24}{12} = 2 \checkmark$

2 Stage pipelining:

- The pipeline consists of 2 stages. one is fetch and execution. is not successful pipelining because the execution cycle takes more time than fetch cycle for decoding and operand fetch & proven data.



- Always the delay is present at the execution stage, to make it successful two methods are used:
 - ① Decomposition of delayed stage
 - ② Replication of delayed stage.




→ Decomposition States that divide the delay stage into substages while maintaining uniform delay.

This is possible in instruction pipeline with substituting 3 stages in place of execution stage.


Now 2 stage pipeline becomes 4 stage pipeline

- ① fetch
- ② Decode
- ③ Operand fetch.
- ④ process data.




⑦ 1st 2 I/P's are accepted; to accept 3rd, it accepts at 5th stage is unsuccessful

EX									
IP	I ₁	I ₁	I ₁	I ₂	I ₂	I ₂	I ₃	I ₃	
	1	2	3	4	5	6	7	8	9



				↗	↗	↗	
PD				I_1	I_2	I_3	
OF			I_1	I_2	I_3		
ID		I_1	I_2	I_3			
IF	I_1	I_2	I_3				


3/ Decomposition is not possible use the 2nd method is replication. Replication means arrange the duplicate stages in 11el along with at the delayed stage.



Each stage require 3nsec.

Instⁿ fetch

Execution Stage



Clock Cycle 1

CC₂ I₂ I₁CC₃ I₃ I₁ I₂CC₄ I₄ I₁ I₂ I₃CC₅ I₅ I₄ I₂ I₃CC₆ I₆ I₄ I₅ I₃

it is Successful pipelining

Loop level Parallelism:

↓ one iteration stages is not overlapped with other iteration stages.

→ ambiguity

Loop level Helixm - one Iteration Stages overlapped with other Iteration.

I₁, I₂, I₃, I₄

After completion of I₁ then start with (I₂)

Q7

Reservation Table

	S1	S2	S3	S4
I1	2	1	1	1
I2	1	3	2	2
I3	2	1	1	3
I4	1	2	2	2

→ Non linear pipelined process, execution sequence is depending on reservation station/table.
 → don't know about time ✓.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21
S4					I1			I2	I2	I3	I3	I4	I4					I2	I2	I3	
S3				I1			I2	I3	-	I4	I4	-	I1	-			I2	I2	I3	-	-
S2			I1	I2	I2	I2	-	I4	I4	I1	-	-	I2	I2	I2	I3	-	I4	I4	I4	
S1	I1	I1	I2	I3	I3	-	-	I1	I1	I2	-	-	I3	I3	I4	-					

for (i = 1 to 2) (I1 : I2 : I3 : I4).

* Before completion of 1st Iteration

	22	23	24	25	26
I3	I3	I3	I3	I4	I4
I4	I4	I4			

(11) (a) $ET = (K + n - 1) \times p.$

→ $(4 + 1000 - 1) 160ns.$

⇒

(15) No of Clock Cycles = 12 ✓
 (16) 31

(16) (17)

(19) (20)

(20) (21)

CPU Control Design.

(22) bbs, reg, pos, labels

Emulation

Simulation

- If instrⁿ is not supported, what are the other possible ways to execute in environment
- If instrⁿ itself supports with eg.
- instrⁿ is not yet designed, but in need of functionality.

→ bbs → processor are not supporting
 ↓
 branch
 on bit set
 (no extra logic).

→ Reg 000101011
 Read the position, all the Reg bits undergoes evaluation

Mask indicates the position. The reg along position value reading out temp.

31 — 0 (Right to left).
←
Left representation

Read the 0th position — — —

31 — 0 position is pointed by pos in mask.
↗ pos.
1 1 0

a) mask ← 0x1 (Left shift) ← pos.
↓
Hexadecimal no.

(If any value followed by Hexa → Hexadecimal value).

0x1 position initially pointing to LSB & loaded to Mask.

↓ pos.
5 4 3 2 1 0 (Each time, we are reading one position).

Suppose we are reading 20th position, control is transferred to 20th then check it is 1 or not. If yes then load into mask.

perform shift left operation on pos
pos → 1 → load into mask
pos → 0 → No operation

Risc pipelining.

is a successful pipeline it consists of 5 stages, one is

- ① Instⁿ fetch
- ② Instⁿ Decode
- ③ Execution
- ④ Memory access
- ⑤ Write Back.

Reason:

Risc m/c supports with 3 types of Instⁿ.

- ① Data transfer (load & store)
- ② for memory reference.
- ③ MOV for register reference.

Total = ③ Data Transfer Instⁿ

② Data manipulation Instⁿ →

unconditional & conditional branches.

Significance

→ Five Stage pipeline

① First stage → Instruction fetch

At this stage Instⁿ is transferred from memory to IR based on program counter. At the end of this stage, PC is incremented by step size.

$$PC \leftarrow PC + \text{Step size}$$

Based upon PC → Instⁿ transferred Memory

Assume fetched Instⁿ is load

Date:

Page No.:

②. 2nd Stage.

Decode stage performs 2 functionalities

① Decode the Instⁿ

② Register file accessing.

① load r0, [2000]

⇓

①. load :-

Indexed register

It designate it as loads destⁿ.

(load) r0, 2[Ri]

↑
Index register

accessing Index register content

At the time of decode,

it is read from memory.

displacement

②. Store :-

Store r0, 3[Ri]

offset

↓
Identified/ accessed

Index register value

③. Mov :-

destⁿ

(MOV) r0, r1

↓
Data File Operatⁿ

↓
Source

Only Identification is done about source & destⁿ

④. Add

Add r0, r1, #23

↑ immediate value

Add r0, r1, r2

↓ ↑ ↑
identify read read

While executing the toc, Decoder itself consists of comparators.

Imp, branch.

branch 2000. If its toc, $PC \leftarrow 2000$

whether unconditional or conditional

Execution is completed at the end of Decode stage.

→ Branch Not equal to zero is

BNZ to 1600.

so value is compared with BNZ
 $PC \leftarrow 1600$

Branch Instr^s are executed at the end of decoding stage. The o/p is updated in the PC.

Execution The major work is done by ALU.
It executes the Instrⁿ.

① Register → Immediate 8-bit.

→ ALU recognize Immediate value.

→ 2 data elements are given as I/P to ALU.

ADD r0, r1, #23.

↓ enable during decoded decoded

no register is not updated. The o/p line of exccⁿ holds result.

② Reg - Reg:

Add R_0, R_1, R_2

↑ ↑ ↑
lead lead lead

result is present at o/p line of exccⁿ stage.

Execution is over, the o/p is not updated at postⁿ.

~~CPU recognize~~
~~storing~~

③ Memory Reference

a) load:

1 + 1

Addⁿ b/w relative & content

b) store

of index register

or generate EA

Result: The effective addⁿ is the o/p of ALU

Points

① → If the Instⁿ is register reference and Reg - Immediate, the ALU executes that Instⁿ but the o/p is not updated into the register.


② If the Instⁿ is memory reference, Instⁿ effective addⁿ is the o/p of ALU.

(4) Memory Access: Based on the O/P of ALU, Memory Reference Instrⁿ are executed at this stage.

Execⁿ completed but register is not updated in LO. load $\Rightarrow$ EA is already calculate, it enables the new locatⁿ, read the contents.

Store: Execⁿ is completed at the end of memory access.

Store $\rightarrow$ Store LO, 3(RI); $\rightarrow$ Store instrⁿ Execⁿ is over at end of 4 stage.
 $\rightarrow$ No change in mem acc in Arithmetic.



Write Back: The final O/P is updated into Destⁿ register.
 $\downarrow$
identified at Decoding level.

Q2

S ₄						I ₁	I ₁			I ₂		I ₃	I ₃	I ₄	I ₄
S ₃				I ₁	I ₁		I ₂	I ₂	I ₂	I ₃	I ₃	I ₄	-		
S ₂			I ₁	I ₂	I ₂	I ₂	I ₃	I ₃	-	I ₄	I ₄				
S ₁	I ₁	I ₁	I ₂	I ₃	I ₃	-	I ₄	-	-						
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

$$E = \frac{E_{\text{non pipeline}}}{E_{\text{pipeline}}} = \frac{29}{15} \approx 2.$$

Q3

W				A			M	S			D	S
E			A	M	M	M	S	D	D	D	S	
D		A	M	S	-	-	D	S	-	-		
F	A	M	S	D			S					
	1	2	3	4	5	6	7	8	9	10	11	12

Q4

Tuesday


4/ Jan/2011

Date:

Page No.:

5 Stage pipeline:→

③ Decoding



5 Stage pipeline

Mem → IR

CIR

DTE
DM
IOC

Which instⁿ is executed at which stage is given by 5 stage pipeline

Memory takes place at every part - (conditional)


①

DTE → offset
DM → Register file along with operatⁿ
IOC → program counter is loaded with target add^r

(IOC is completed)

* IOC is not allowed in execⁿ stage only other instⁿ are allowed

conditional executed at the end of Decoding



DM → reg file (opⁿ) → opⁿ is processed


latch off forward reg^t latch

① Structural Dependencies

→ means resource conflict. This resource may be memory, functional unit or register. Structural dependencies causes Structural Hazard.

→ Hazard means "STALL" (no operation assigned in the particular clock).

Extra clock cycle is added.
(Stall inc, execn time inc)



Pipeline for every new cycle, new I/P must present. Here there are 5 Instⁿ, 5 clock cycle. So we can say it is successful pipeline.

Memory → conflict resource.

Here it is not clear picture about memory whether it is going to access data or instⁿ → it leads to memory conflict.

→ Data Manipulation Instⁿ

(Instⁿ)

→ Add r₀ r₁ r₂ — DM → regfile (opn) (+) → opⁿ is processed

related →

1 → Destination
forward regt. $r_0 = r_2 + r_1$

(r₁ + r₂)
regt is
not reflected
onto destⁿ
Same regtⁿ
is forward

→ Data Transfer Instⁿ

load r₃, 2(R_i) — DT → offset — load — EA — load — Access the
store store memory
store
Destination ← Store the reg. content
(R₂) update into memory

Point:

① only updating the register.
② opⁿ is completed at the end of ALU, and regtⁿ is stored at the latch

→ Dependencies Among Instructions

→ The program tendency is Dependency. (No straight line sequencing)

There are three types of Dependencies

① Exist State b/w Instrⁿs.

↳ Structural Dependencies

↳ Data Dependencies

↳ Control Dependencies

In both cases pointer register & memory space is different.

Unsuccessful operatⁿ → CPU is not allowed to fetch any operatⁿ, one clock cycle is wasted. This wastage clock cycle is known as stall as NO. Instⁿ fetch takes place.

→ Same resource used by multiple Instⁿ that leads to conflict. Hence we are considering about von Neumann concept. It will lead to unsuccessful operatⁿ upto memory is not separated.

Point ① In the clock cycle 4, Instruction 1 is accessing the memory to read the data. In the same clock, Instrⁿ 4 is accessing the memory to ~~fetch~~^{fetch} the Instrⁿ.

② Two different operatⁿs pointing same memory. So memory conflict is there. So structural hazard is present in the pipeline.

③ To resolve the structural hazards, use renaming mechanism.

② Data Dependency $\rightarrow$

Consider the programs $I_1, I_2, I_3 \dots$ If I_2 one of the I/P is an o/p of I_1 until completion of I_1 Instrⁿ, I_2 instrⁿ undergoes wait state

← wastage of clock cycle

This wait state causes Stall (Hazard) bcoz of Lack of data.

$I_1 \leftarrow$
 (I₂) one of the I/P. $\rightarrow$ Data Dependency
 is an o/p of I_1

Instrⁿ ① Add r_0, r_1, r_2

Instrⁿ ② Sub r_3, r_0, r_2

* The identicalⁿ if Dependency is already implemented in ALU.

Until completion of Instrⁿ 1, its value is not available. This is

called as Data Dependency.

* Pipeline is implement in the h/w level

Internally processor is maintaining the database, where the database is present it is known as (Instrⁿ status maintained).

① Reservation } maintain db instrⁿ
 ② Reorder }

* Completion of Instrⁿ removes it from table


* At the time of Decoding, R-F is there (Register file).

Instⁿ 10000 ✓


database is maintained

At the end of WB, I_1 is removed from table.

No operation is allowed



Now take one more Instⁿ I₃ ⇒
③ MUL r5, r6, r7 (Independent).



Consider I₃ Instⁿ It is Independent Instⁿ when the processor executes the program it follows in order execution i.e. I₁ - I₂ - I₃
Bcoz of Dependency b/w I₁ & I₂ The Independent Instⁿ are also sharing the stall cycles.


Resolving mechanism is reqd. to remove the dependency in the program.

Data dependency is compulsory, then resolving mechanism is compulsory.

→ Resolving mechanism is. (To minimize the stalls, when data dependency is encountered in prog).

→ is used in the data dependency in order to minimize the no of stalls. Called as operand forwarding or bypassing or short circuiting.

→ Operand forwarding means one stage ALU O/P is connected as another stage ALU I/P.




only forwarding is possible, Bwd is not possible, it will cause stalls

Control Dependency :->

By execution of transfer of control instr's, control is transferred from one location to another.

-> In the pipeline process, The instr's are accepted into pipe based on the program counter in sequential order. when there is a transfer of control instr's are executed, the unsuccessful instrⁿ is removed from the pipeline and the control is transferred to the successful instrⁿ.

(PC) 1000 I₁: Add r₀, r₁, r₂ Consider the Instrⁿ sequence ->
1001 I₂: Jmp 2000 * -> CPU want in order execⁿ.
1002 I₃: SUB r₃, r₄, r₅ [I₁ -> I₂ -> [2000] -> [2001]
2000 Dec r₈.
2001 Add r₉, r₁₀, r₁₁



Here in this case In 5 cycles, 4 Instⁿs are processing, there is wastage of one clock cycle i.e. CC3 that leads to stall - ~~being~~ of.

Point For every Uncondⁿ JOC, st. cause stalls.

→ ~~For~~ ^{every} 20 Instⁿs are there, 20 ~~extra~~ ^{stalls} are added }
extra cycle

Points: The process of removing Unsuccessful instⁿ from the pipeline is called as FLUSH OR FREEZE

→ This process is used only to preserve the executⁿ sequence.

→ Every Unconditional JOC Instⁿ causes one stall in the pipeline.

Conditional JOC

PC 1000 I₁ : Add r₀, r₁, r₂

1001 I₂ : BNEZ r₁₃, 2000


r₁₃ = 0 → Next Instⁿ is executed at 1002 (False).

r₁₃ ≠ 0 → True (Condition is transferred to 2000)

1002 I₃ : SUB r₃, r₄, r₅

Next Instⁿ is fetched from 2000 as.

not instr
is executed / fetched
from 2000



* Conditional TOC causes the no of stalls as the condn evaluates to true

Points of the Instr is conditional TOC, at the stage of Decoding, it evaluates to true or false of the condn. If true, remove the unsuccessful instr from pipe and fetch the successful instr based on target address.

* If the condn is false, no stall is present in the pipeline ✓

No mechanism just prediction. (Guess work is done to remove the stalls when control dependency is depicted. The target addr is stored or depicted in advance)

→ To minimize the control dependency stalls, Branch prediction Buffer is used or Branch target buffer


or delayed Branches are used.

→ SCHEDULING

→ When there is a dependency existed b/w 2 Instrⁿ, if the rest of Instructions are independent then also stalls are shared among Instrⁿ.
(If the processor follows in-order execution)

→ To avoid that problem, use the out of order execⁿ, that is, State Simultaneous execⁿ along with dependent Instrⁿ

eg



$I_1 - I_2 - I_3 - I_4$

→ Share the stalls

I_3 } → Independent Instrⁿ.

which generated by I_1, I_2


I_4

$I_1 \rightarrow I_2 \rightarrow I_3 \rightarrow I_4$

Before accepting^{as} I/P I_2

we will accept I_3 & I_4

bcuz data will be available ahead.



→ Arrangement of Instrⁿ based upon dependency is known as Scheduling.

→ There is no stalls.

Scheduling is possible when there is multiple of nat units

Page No. :

Scheduling is possible when there is no structural hazards

$I_3 : \text{Mul } r_1, r_5, r_6.$
 $I_4 : \text{Div } r_3, r_8, r_9.$

no dependency } Independent

Beoz
of this
dependency
all Intern
undergoes

→ we move to scheduling concept.

Old data lost, new data is updated

2. Issue $\left\{ \begin{array}{l} I_1 - I_3 - I_4 - I_2 \\ I_2 \quad r_3 \quad r_0 \quad (r_1) \\ I_3 \quad (r_1), r_5 \quad r_6 \end{array} \right.$

Anti-dependency $\rightarrow$ I_3 modifies r_1 before I_2 reads. r_1 value is changed.

After expⁿ I_4 , I_2 is working.

2nd Issue $\left\{ \begin{array}{l} I_4 - \text{old value } r_8, r_9 \\ I_2 - \text{New value } r_0, r_1 \end{array} \right.$

Output dependency: $r_3 = I_2$ and $r_3 = I_4$

Latest data is reflected, an old value
(new). is removed in these cases

→ After scheduling the Instns, named Dependency are present, Name dependency occurs when 2

Instⁿ use the same register or memory location.
There are 2 types of name dependencies:→
b/w Instⁿ(i) that precedes Instⁿ(j) in the program order.

①

Antidependency:-→

When instruction (j) writes a register or memory location before Instⁿ(i) reads that Instⁿ.

②

Output Dependency:-→ This dependency occurs when Instⁿ(i) and Instⁿ(j) modifies the same register or memory location.

Point ①

→ Antidependency existed b/w I₂ & I₃ i.e. I₃ modifies the r₁ before I₂ reads.

②

→ O/P Dependency existed b/w I₂ and I₄ i.e. I₄ modifies the data before I₂.

These dependencies causes Hazards in the pipeline.

Types of Hazards:-→

→ Hazards are created whenever there is dependence b/w Instⁿs.

→ Data Hazards are classified into 3 types:-→ depending on the order of Read & write operat^{ns}.

→ Consider 2 inst^{ns} i & j with i occurring before j in

the program order.

Hazard

"RAW" $\rightarrow$ Read after write Hazard.

$\hookrightarrow$ I tries to read data before I writes it so I incorrectly reads old value. This is called True Data Dependency.

"WAR" $\rightarrow$ write after read Hazard.

$\hookrightarrow$ I tries to write ^{data to} Destⁿ before it is read by i. so I incorrectly got new data. (Antidependency).

"WAW" $\rightarrow$ write after write

$\hookrightarrow$ I tries to write data to destⁿ before it wrote by j. (Output Dependency)

(RRR) $\rightarrow$ cause no stall in the pipeline.

Performance of Pipeline With Stalls.

* SPEEDUP: $\frac{\text{Execution time of Non pipeline}}{\text{Execution time of pipeline.}}$

$$\Rightarrow \text{CPI}_{\text{Unpipelined}} * \text{Clock cycle}_{\text{Unpipelined}}$$

$$\text{CPI}_{\text{pipelined}} * \text{Clock cycle}_{\text{pipelined}}$$

Assume ideal CPI on a pipelined processor is almost 1 (always). Hence CPI pipelined is equal to

$$\text{CPI}_{\text{pipelined}} = \text{Ideal CPI} + \frac{\text{Pipeline Stall Cycles}}{\text{Inst}^n}$$

(Stalls are present)

$$CPI_{\text{pipelined}} = 1 + \text{Pipeline Stall Cycles} / \text{Inst}^n$$

⇒ If we ignore cycle time overhead (skew type) the clock cycle of unpipelined and pipelined is same.

Flow time
is not there
No overhead

$$\text{Speedup} = \frac{CPI_{\text{unpipelined}}}{CPI_{\text{pipelined}}}$$

$$= \frac{CPI_{\text{unpipelined}}}{1 + \text{Pipeline Stall Cycles} / \text{Inst}^n}$$

$$1 + \text{Pipeline Stall Cycles} / \text{Inst}^n$$

* Important Case: where all the Inst^n take the same no of cycles which will also equal to no of pipelined stages (Pipelined depth)

$$\text{Unpipelined CPI} \Rightarrow \text{Depth of pipeline}$$

$$\Rightarrow \text{Hence Speedup} = \frac{\text{Pipelined Depth}}{1 + \text{Pipeline Stall Cycles} / \text{Inst}^n}$$

$$1 + \text{Pipeline Stall Cycles} / \text{Inst}^n$$

If there is no stalls,

$$\boxed{\text{Speedup} = \text{pipeline Depth}}$$

⇒ Pipeline stall cycles from Branches:-
in part of prog

$$\Rightarrow (\text{Branch frequency}) * \text{Branch Penalty}$$

↑

need to identify
with the help
of space time Diag

How many
extra clock
cycles
added for
every Branch
 Inst^n .

WB:

(17) $X = (S - R * (P + Q)) / T$

Add R5, R0, R1; $R5 \rightarrow R0 + R1$

RAW $\rightarrow 4$.

Mul R6, R2, R5; $R6 \rightarrow R2 * R5$

Sub R5, R3, R6; $R5 \rightarrow R3 - R6$


WAR $\rightarrow 2$.

Div R6, R5, R4; $R6 \rightarrow R5 / R4$

WAW $\rightarrow 2$.

Store R1, X

source



					F	D	EX	W
ADD	IF	ID	ID	I ₁	1	1	1	1
SUB		IF		I ₂	1	1	3	1
				I ₃	1	1	1	1
STORE				I ₄	1	1	3	1
MUL				I ₅	1	1	1	1

DIV

with operand forwarding (12 clock cycles) $\rightarrow$ Ans

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	11	12
I ₁	F	D	E	W								
I ₂		F	D	E	E	E	W					
I ₃			E	D	///	///	E					
I ₄					///	///	D	E	E	E		
I ₅					///	///	F	D	///	///	E	W

Ques

Consider five stage pipeline which allows overlapping of all instrs except branch instrⁿ, the target of branch instrⁿ are not available until the branch instrⁿ is complete

Let each stage delay is 20nsec (tp) and there are 30% Branch Instr^s (ignore the fact that some of them are conditional. What is the average Instrⁿ execution time & what is speedup?

$$\text{CPU time} = 1 + \text{pipeline stall cycle} / \text{Instr}^n$$

$$\text{Pipeline stall cycle} = \text{Branch freq} \times \text{Branch penalty}$$

I1: ADD r0, r1, r2

I2: Jmp 3000

I3: Sub r7, r8, r9

CC1 CC2 CC3 CC4 CC5 CC6 CC7

I1 S1 S2 S3 S4 S5

I2 S1 S2 S3 S4 S5 until S5, no further ex^{ec}

I3

Unoccluded instrⁿ flush

$$\text{Execution time} = [1 + (30\% \times 4)] \times 20\text{nsec}$$

$$\text{Speedup} \Rightarrow \text{pipeline depth}$$

1+ Pipeline cycle stalls

$$\Rightarrow \frac{5}{1 + 30\% \times 4} \Rightarrow \frac{5}{1 + \frac{30 \times 4}{100}} \Rightarrow \frac{5}{1 + \frac{120}{100}} \Rightarrow \frac{5}{2.2} \Rightarrow 2.27$$

frequency = 1 GHz

Cond'at branches = 20%

Inst'up = 10^9

Date: / /

Page No.:

CC1 CC2 CC3 CC4 CC5 (First Instr itself Branch)

5f. 52 53
Branch.

I₂

~~51~~ ~~52~~
Hush IIII

Branch penalty = 2.

~~Rate~~ (1 + Branch freq * Penalty)
Rate

$$\Rightarrow \left(\frac{1 + 2 * 20\%}{1 \times 10^9} \right) 10^9$$

$$\Rightarrow 1.2 \text{ pcc}$$

II ~~DEF~~ (6)

	IF	ID	EX	WB
I ₁				
I ₂				
I ₃			3	
I ₄				

Add R₂ R₁ R₀ R₂ ← R₁ + R₀

Mul. R₄ R₃ R₂ R₄ ← R₃ * R₂

(3) (6)

(5) (15) operand forwarding.

$\Delta 18 \rightarrow 15$ clock cycles

(6) d.

(10) (5)

(4) (6) ✓

(8) (d)

	IF	ID	OF	PO	WO
I_0	1 ✓	1 ✓	1 ✓	3 ✓	1
I_1	1 ✓	1 ✓	1 ✓	6 ✓	1
I_2	1	1	1	1	1
I_3	1	1	1	1	1

	CC1	CC2	CC3	CC4	CC5	CC6	CC7	CC8	CC9	CC10	C1	C2	C3	...
I_0	IF ✓	(ID) ✓	OF ✓	PO	PO	PO	WR							
I_1		IF ✓	ID ✓	OF ✓			PO	PO	PO	PO	PO			
I_2			IF ✓	ID ✓			OF					PO		
I_3				IF			ID					OF	PO	

Memory

→ Memory is used to store the program. While execⁿ of the program CPU frequently referencing the memory. So memory access time is important to calculate CPU performance.

→ Performance is dependence upon Access Time with inverse relatⁿ.

$$P \propto \frac{1}{AT}$$

→ To decrease the access time, memory hierarchy is used b/w memory and CPU.

Table shows:

Level	0	1	2	3
Name	Reg	Cache	M-M	B-M
Size	<1KB	<16MB	<16GB	>100GB
Implementation Technology	Custom memory with multiports	onchip/off chip SRAM	DRAM	Magnetic Disk.
Access time	0.25 - 0.5 AT (low) Perf (High)	0.5 - 25	80 - 250	5,00,000 A.T. High as compared to SM
Bandwidth (Data transfer rate) (MB/sec)	20,000 - 1,00,000 [D.T.R (High)] Due to register	5,000 - 10,000	1,000 - 5,000	20 - 150
Managed by	Compiler	H/W	OS	OS
Packed by	Cache	mm	SM	CD/Floppy

Cache Memory is a intermediate memory b/w CPU & main memory.

Cache Underlying principle is Locality of reference.


Locality of Reference

→ Data is placed in small area (which is needed) ^{data}
So Access time will be less, so performance is higher.

→ Locality of reference is of 2 types :

① Spatial locality ② Temporal locality


→ Spatial locality : The adjacent words of referenced block is used by CPU in the near future is



Reference is not on the same word, Reference is on same block for referring the adjacent word.


→ Temporal locality : Same word in the block referenced by the CPU in near future.

Cache Memory is intermediate memory b/w Date: / / Page: /



→ Block means group of memory cells

* Main memory is divided into no of blocks based on size of block ✓



✓ → No of blocks = $\frac{\text{Memory size}}{\text{Block size}}$
(group of M.C)

→ How cache memory is organized?

* Cache Memory size is less than main memory
↓
divided into no of parts based on block size.

line size → divided no of parts each part is known as line.



* $\text{line size} = \text{Block size}$

↓
one line holding data

✓ $\text{No of lines} = \frac{\text{Cache Memory size}}{\text{Block size}}$ ✓

Points

① Cache memory is divided into equal size parts based on size of the block. Each partition is called as line. Line size is always equal to Block size. Main memory is also divided into equal partitions based on size of the block.


* No of blocks in main memory $\rightarrow$ is more than no of lines in cache memory.

② Memory is organized in 2 ways:

① Independent memory

② Hierarchical memory

Independent: Memory organization:



$\rightarrow$ When the CPU executes the program initial data reference takes place in the register. If the data is not present, next reference is to cache memory.

$\rightarrow$ If the data is present in the cache memory operation is called hit, data is transferred to CPU.

If the data is not present in cache, upon memory architecture, CPU enables the level 1 memory (main memory) cell and immediately accessing data w/o involvement of cache.

→ Average access time under this organization is

* Miss penalty = access time of main memory.


Accessing time of 2 level memory independent org

$$T_{av} = T_1 H_1 + (1 - H_1) T_2$$

$\uparrow$ Hit $\uparrow$ Miss.
 $\downarrow$ access time of C.M. $\downarrow$ access time of main memory.

No connection b/w L0 and L1.

Because of independent memory arch, the content of main memory is directly move to CPU.



Drawback in independent arch: When miss operation takes place, there always a miss in other referenced parts/memory.

So we can say it is not suitable. Here access time inc, prog dec.

* Hit ratio = $\frac{\text{no of hits}}{(\text{Hits} + \text{misses})}$ = $\frac{\text{Hits}}{\text{Total Access}}$

Hit = miss = 0
 time latency is not included

* No extra time is required to check operation whether it is hit or miss

* By default we need to consider Independent if in
 Date: / /
 Page No.:
 que. is not mentioned about org.

* In this organization if there is a miss operation takes place it is always miss throughout program execution in L_0 (memory) because the image of L_1 is not copied into L_0 .

* Consider hierarchical memory concept when there is a miss operation in L_0 it identifies the data in L_1 and transfers that data into L_0 and reads the data from L_0 .
 So $T_{avg} = T_1 \cdot H_1 + (1 - H_1) (T_2 + T_0)$

* Principle of locality reference is possible due to hierarchical as we can see the data in hierarchical is dynamic (changing) but in case of Independent, the data is static. In every part, extra storage is present.

Abcs of Cache


- ① Mapping Technique
- ② Replacement algo's
- ③ cache coherence
- ④ Levels of cache

Mapping Technique

→ The process of transferring data from main memory to cache memory is called as mapping. This mapping can be done with 3 techniques :-

- ① Associative mapping
- ② Direct mapping
- ③ Set associative mapping

→ Associative mapping :- While transferring the data from main memory to cache lines, it checks the availability of line. If the line is free, immediately data is transferred w/o any formulae (rules). If line is not available with the help of replacement algorithm any one of line is replaced by new data.



no need of checking where Block Bo is loaded in cache. We just check the availability of line.

→ Direct mapping while transferring the data from main memory to cache memory, it uses the formula $K \bmod N$ to replace any line. Where K indicates main memory block no. N indicates no. of cache lines.

→ CPU want to refer data, ^{to cache} But data is not present on cache line. Then it referenced to main memory i.e. referred to Block No. such as B_8

$$\Rightarrow K \bmod N$$

$$\Rightarrow 8 \bmod 4$$

$$\Rightarrow 0 \checkmark \rightarrow B_0 \rightarrow \text{data}$$

CPU want to read data from B_0 and replace the existing data on B_0 with B_8 .

Cache

B_0 B_8
B_1
B_9
B_7

* With the help of this formula i.e. $K \bmod N$
 There is association b/w cache line and main memory block.

Cache

Tag

How many no. of main memory blocks are associated with one cache line.

$$\checkmark \text{ tag} = 2 \Rightarrow 2^2 = 4$$

Point

* When the CPU generates the physical address, if the cache memory supports direct mapped the address is interpreted as 3 fields info.

← Physical memory addr →


Tag	line offset	word offset
	00	

$$\text{Word offset} = \log \text{Block Size}$$

Problem of Direct mapped $\rightarrow$ one line holding one tag.
 If same line uses 2 tags, no of miss operatⁿ is reduced

Date: _____
 Page No.: _____

Suppose address 00 00 110110 . 2 2 6.





$\rightarrow$ Consider main memory size is $1 \text{ KB} (2^{10})$ and Cache memory size $(64 \times 4 = 256 \text{ bytes})$, where Block Size is equal to 64 bytes. The main memory is divided into

No of blocks $\Rightarrow \frac{1 \text{ KB}}{64} \Rightarrow \frac{\text{Memory size}}{\text{Block size}}$

$\Rightarrow \frac{2^{10}}{2^6} \Rightarrow 16 \text{ blocks}$

and denoted with $B_0 \rightarrow B_{15}$

Cache memory is divided into 4 lines denoted with l_0 to l_3



$2^4 = 16$
 16 blocks are rep by 4 bits

* line offset = $\log_2 \# \text{ lines}$

No of lines = 4
 $\log_2 4 = 2 \rightarrow \text{bits}$

or means four combinations
 00
 01
 10
 11

* Tag bits indicates the possible no of main memory blocks present in cache line.

If tag is 00 $\rightarrow$ Block 0 $\rightarrow$ line 0 is present

01 $\rightarrow$ B4

10 $\rightarrow$ B8

11 $\rightarrow$ B12

Physical memory

$\Rightarrow$ tag + word offset

line no	Tag	no
00	00	00
01	00	01
10	10	10
11	11	11


due to direct mapped.

Blocks in main memory
 0000 $\rightarrow$ 1111

Tag	line no	Tag no
00	00 $\rightarrow$ B1	
	01 $\rightarrow$ B5	
	10 $\rightarrow$ B9	
	11 $\rightarrow$ B13	


These are blocks attached with line offset.

64 bytes




size of block = 64 bytes

CPU want to read data so add's is generated




Cache line (Direct mapped cache)


Memory interpretation in reqd.



The direct mapping $K \text{ MOD } N$ formula shows that which memory block is transferred to which line of cache. Transfer $B_0 \text{ block, } i \text{ if } i \text{ MOD } 4 = 0$. The data is transferred from main memory to cache memory line along with tag ~~to~~




The CPU generates Physical address to read the data from cache, memory address is interpreted in the following format.



* Tag 00 is compared with existing tag's of cache memory. If it is matching, it enables the respective line along with word offset. The byte is transferred from cache memory to CPU.

* If it is not matching, it enables memory block with the help of $K \text{ MOD } N$ formula, block is transferred from main memory to cache memory along with tag.




& then it transfers the data to CPU.

Drawback of Direct mapped cache → One line holds only one tag.

This problem is overcome ~~by using~~ using set associative mapping.

Set Associative

While transferring the data from main memory to cache memory. This method uses $K \bmod S$ formula to identify the cache line. where K indicates main ^{memory} reference no. and S indicates no of sets.




No of sets = $N \rightarrow$ no of Cache line

(P-way)

Value of how many sets are present in cache line

⇒ Once the CPU generates physical addr to read the data from set associative cache memory; the addr is interpreted as the following format



No of Cache Lines = 4

Mapping Tec = 2way Set associative.


no of sets = $\frac{4}{2} = 2$

Each cache line is divided into 2 sets

0	B ₀	B ₄
1	B ₃	B ₇

Same line is used to store B₄.
In Direct mapped B₀ is changed to B₄.
Then data is transferred. But

here there is no need of replacement. There is enough space for B₄.



B₄ is not there miss.

only one time miss
operation other
hit operation

Prog - B₀
Prog - B₄
" → B₀.
" → B₄
" → B₀.

Direct mapped

(set associative mapping)

only one time hit
operation other time miss is happened.

* So we can conclude set associative is better than Direct mapped

* Replacement Algo

When there is a miss operation in the cache, take the data from main memory. While transferring the data from main memory to cache, if the cache is full which line of cache is replaced with new block. This info is given by replacement algo's.

Replacement algo's are divided into 3 types →


- ① Random replacement
- ② First in first out replacement
- ③ Least recently used replacement.

- ① Random → In this method, no policy is used to replace cache line with new block.
- ② FIFO → In this method, each line time stamp is taking into ^{the} account, replace the line with new block whose time stamp is high.
- ③ LRU In this method, 2 parameters are considered into the account, no of references and time stamp. Replace the line with new block where the line is having less no of ~~references~~ references with higher ^{time} stamp.

→ Associative Mapping :- (Memory chip does not have address).

This memory is called as Content addressable memory or parallel search memory or multi access memory.

→ used to maintain 1 bit at a time.



Count the no of 1's in matched reg, those elements are retrieved from it.

111 X X X X

0 indicates disable that bit

111 111

enable the bit

we will do enable / disable acc to reg.

X → Disable.

1 → enable.

respective bits of reg considered as key content

100


111

111

→ w/o address, Based on content, other read/write is possible.

Once the content is identified, all the words of memory undergoes 11d search.

1
0
0
1



1, 2, 3, 4

word retrieved from memory

These are used in where search time is very critical

(Railway website)

Here Huge database is maintained

Numerical In a 2 level memory if the level 1 memory is 5 times faster than level 2 and its access time is 10 nsec less than average access time let the level 1 memory access time (T_1) is 10 nsec. what is the hit ratio. ? *

level 1 memory = 5 times

$$T_{av} = T_1 H_1 + (1 - H_1) T_2$$

$$\Rightarrow ?$$

$$T_{av} = T_1 H_1 + (1 - H_1) T_2$$

① Speedup = $\frac{\text{access time of } T_2}{\text{access time of } T_1}$

$$5 \Rightarrow \frac{T_2}{T_1}$$

②

$$5 \times T_1 = T_2$$

$$100 \text{ nsec} = T_2$$

$$T_{av} = T$$

$$T_1 = T_{av} - 10$$

$$20 = T_{av} - 10$$

$$30 = T_{av}$$

$$T_{av} = 20(H_1) + (1 - H_1)100$$

$$30 = 20H_1 + 100 - 100H_1$$

$$30 \Rightarrow -80H_1 + 100$$

$$80H_1 = 70$$

$$H_1 = \frac{70}{80}$$

$$H_1 = 0.875$$

$$H_1 \Rightarrow 0.8$$


* Associative memory chip is expensive than RAM chip because of there is need of extra bit required for every cell (match logic) Size, Speed is same in both cases.

Ques Consider four block cache with following main memory block references

4, 5, 7, 12, 4, 5, 13, 4, 5, 7

① Assume cache is initially empty Identify hit ratios using First in first out $\Rightarrow 0.2$

- ② LRU $\Rightarrow 0.4$
- ③ Direct mapping $\Rightarrow 0.5$
- ④ 2way set associative with LRU



①. First in first out


Hit ratio $\Rightarrow \frac{5}{10} = 0.5$

Q1 Which block is not present after completion i.e. 12

Hit ratios = $\frac{\text{No of Hits}}{\text{Total access time}}$
 $\Rightarrow \frac{5}{10} = 0.5$

② How many blocks are there after completion?

② LRU



- 4 $\rightarrow$ M
- 5 $\rightarrow$ M
- 7 $\rightarrow$ M
- 12 $\rightarrow$ M
- 4 - H
- 5 - H
- 13 - M
- 4 - H
- 5 - H
- 7 - M



$\Rightarrow \frac{4}{10} = 0.4$

12 is not there

③ Direct mapping

$5 \bmod 4 = 1$
 $13 \bmod 4 = 1$
 $4 \bmod 4 = 0$
 $5 \bmod 4 = 1$
 $7 \bmod 4 = 3$



$\frac{3}{10} = 0.3$

$4 \bmod 4 = 0$
 $5 \bmod 4 = 1$
 $7 \bmod 4 = 3$
 $12 \bmod 4 = 0$

4 2way set associative

cache

$$\begin{aligned} \text{No of sets} &= \frac{N}{P \text{ way}} \\ &= \frac{4}{2} \\ &= 2 \end{aligned}$$

0	4	12
1	5	7

$$\text{Formula} = K \bmod S$$

$$① 4 \bmod 2 \Rightarrow 0$$

$$② 5 \bmod 2 \Rightarrow 1$$

$$③ 7 \bmod 2 = 1$$

$$④ 12 \bmod 2 = 0$$

$$⑤ 4 \bmod 2 = 0 \rightarrow \text{Hit}$$

$$⑥ 5 \bmod 2 = 1 \rightarrow \text{Hit}$$

least $\rightarrow ⑦ 13 \bmod 2 = 1 \rightarrow \text{miss} \rightarrow 2 \text{ set associative with LRU so 5}$

7 becomes least

recent so

replace it.

becomes latest

we can't replace 5

$$⑧ 4 \bmod 2 = 0 \rightarrow \text{Hit}$$

recent $\rightarrow ⑨ 5 \bmod 2 = 1 \rightarrow \text{Hit}$

$$⑩ 7 \bmod 2 = 1 \rightarrow \text{Miss}$$

$$\text{Hit ratio} \Rightarrow \frac{4}{10} = 0.4$$

13 is not there in cache


Ques Consider 1MB memory and 2KB cache memory both are partitioned into 64 Byte word blocks. How many bits are read for the physical address what will be the total no of blocks in main memory and cache memory. How many tag bits are reqd if two cache memory are direct mapped.

(23)

2^7 lines

line size = 64 words $\Rightarrow 2^6$

Physical addr = 20 bit $5 = \text{No of lines}$
20



$\Rightarrow 108$

$5 \Rightarrow 2^5$

(24)

block size = 32 $\Rightarrow 2^5$

Physical addr = 32 bit = ~~32~~


(a)

~~32~~

Cache size = 32 Kbytes

No of lines = $\frac{32K}{32} = 1K$

$32 \Rightarrow 2^{10}$



(10, 17) Ans

$32K \times 2^3$

(25)

c

(26)

c

32 Kbyte

32 bit

16

$\Rightarrow 32K \text{ byte}$

OK

$\Rightarrow 16 \times 2^{10}$


$\Rightarrow 2^{14}$


$\frac{32}{16} = 2$

32 bit

8 bit

32





operation of write
it is a
kind of
addr

This updation is not present in main memory

same addr consists of multiple values i.e. know Cache Coherence


* After write operation, Cache memory is enabled so B0 value is changed to 45

Modified data will be lost if we apply some replacement algo such as same addr consists of multiple values, then updated data will be lost. This is Cache Coherence. If we don't handle cache coherence, it leads to problem, such as it damages prog exec.


Mapping technique

Multiprocessor.

Loosely coupled



Tightly coupled



Cache Coherence:-

Date: / /

Page No.:

(P ₁)	(P ₂)	MM (X)
X=0	—	0
X=0	X=0	0
X=1	X=0	X=0.


Coherence means same add^r consists of multiple values

* In the Uniprocessor sys^m, when CPU executes a program, it performs write operatⁿ, only cache memory is updated. The respective add^r in the main memory is not updated. So same add^r consists of 2 values in cache and main memory. i.e. Cache Coherence.

If the cache coherence is not handled properly the new data will be missing. To overcome cache coherence, there is a need of updating techniques.

* There are 2 techniques to avoid the coherence one is write through, write back policy.

- ① write through → Simultaneous updation
- ② write back



$$T_m = 200 \text{ ns}$$


↑
to access complete
block

$$\text{Block size} = 2 \text{ words}$$

$T_w \Rightarrow$ word accessing
time of
main memory.

To access 1 word it
require $\Rightarrow \frac{200}{2}$
 $\Rightarrow 100 \text{ ns}$

Case 2



20ns are
overlapped
with 100ns

$$T_w = 20 \text{ ns}, 100 \text{ ns}$$

$$T_w = 100 \text{ ns} \text{ (max stage delay)}$$

when there is now
Uniform delay then
 $t_p = \text{max stage delay}$

For successful updation, 100ns is reqd.

Write through policy $\Rightarrow$ Indicates simultaneous updation
ie when the CPU performs write operation it
updates into cache memory and main memory
at a time. Here t_c indicates cache memory
access time, t_m indicates main memory block
access time, t_w indicates main memory word
accessing time.

When there is a successful write operation
the time reqd to perform that is t_w ie maximum
(cache word access time, main memory
word access time)

$$\Rightarrow T_{\max} (\text{cache word access time}, \text{main memory access time})$$

$$\Rightarrow T_{\max} (T_c, T_w)$$

$$\Rightarrow T_w$$

(1)

~~32×2^{10}~~
 $\Rightarrow$ ~~No. of chips~~
 ~~$32 \times 2^{10} \times 2^2$~~
 ~~$2^8 \times 2^{10}$~~ $\Rightarrow$ 2^4

(1)
2

No. of chips $\Rightarrow \frac{256K}{32 \times 2^{10} \times 8} \Rightarrow \frac{2^{18} \times 2^3}{2^{15}} \Rightarrow 2^6 = 64$

(13)

Cache blocks. $= 16 \Rightarrow 2^4$
 Main memory $= 256$ blocks. $\Rightarrow 2^8$

Main memory.

Cache memory

(2)

No. of sets $= 16 \Rightarrow 4$

	08	32	↓ hit	92
0	0	8	8	24
1	16	128	12	73
2				
3	255	3	159	63

2×16 ✓
 255

(1)

$\Rightarrow k \bmod 4$
 $\Rightarrow 0 \bmod 4$
 $\Rightarrow 0$

(3)

$1 \bmod 4$
 $\Rightarrow 1$

(6)

$8 \bmod 4$
 $\Rightarrow 0$

(2)

$255 \bmod 4$
 $\Rightarrow 3$

(4)

$4 \bmod 4$
 $\Rightarrow 0$

(5)

$3 \bmod 4$
 $\Rightarrow 3$

Physical memory = $\frac{2^{20}}{2^6} = 2^{14}$

← 20 →

--	--	--	--


① Physical memory = 20 bits

② no of blocks = $\frac{2^{20}}{2^6} = 2^{14}$ in main memory


③ word offset = $\log_2$ Block size. $\Rightarrow \log_2 2^6 = 6$

line offset = $\log_2$ no of lines $\log_2 2^5 = 5$

③ no of blocks (lines) Cache memory = $\frac{2^4}{2^6} = 2^8$ ✓



⑧ Memory = 20 bit address Cache = $\frac{2^8}{2^6}$ bit
line size



no of blocks in main memory $\Rightarrow \frac{\text{Memory size}}{\text{Block size}}$


$\Rightarrow \frac{2^{20}}{2^8} = 2^{12} = 4096$ ✓

no of lines in cache = $\frac{2^8}{2^6} \Rightarrow 2^2 \Rightarrow 4$

System performance

read operatⁿwrite operatⁿ

$$T_{avg}(\text{read}) =$$





$$T_{avg}(\text{read}) = \frac{T_c \cdot H_r + (1 - H_r)(T_m + T_c)}{H_r}$$

(Read Operatⁿ)

(No coherence) write through its state that update the value in cache as well as m-m. It means no possibility of having same value for same addr.

$$T_{avg}(\text{write})$$



$$T_{avg}(\text{write}) = \text{Successful write} + \text{Miss write}$$

$$= H_w \cdot T_w + (1 - H_w)(T_m + T_w)$$

Assume the block which is modified, that block is present in cache & m-m (max time need to)

to get data from m-m perform simultaneous write operatⁿ

Miss write is also known write allocate → The process of transferring the block from main memory to cache memory even only write operation is performed

Write OPERATION:-

In the case of write operation, first CPU checks the cache memory for the availability of block which is going to be modified. If the block is there in cache, that operation is called as hit operation related to write. The CPU immediately performs simultaneous operations on cache and main memory. So it will take time

$$\text{Hit process } [tw * Hw] \text{ --- (1)}$$

- ② If the reqd block which is going to be modified is not in the cache, operation is miss. So, there is a need of transferring the reqd block from main memory to cache before write operation. This process is called as write allocate ✓

When the block is available in the cache, the CPU simultaneously update the block, this process requires the time

$$\text{Miss process} = (1 - Hw) (Tm + Tw) \text{ --- (2)}$$

dd ① & ②

$$T_{av} = \text{Hit process} + \text{Miss process} \text{ i.e. } tw * Hw + (1 - Hw) (Tm + Tw)$$

Block transfer


word update

$$T_{read} = T_c H_r + (1 - H_r)(T_m + T_c)$$

$$\Rightarrow 20 \times 0.80 + (1 - 0.80)(200 + 20)$$

$$\Rightarrow \frac{1600}{100} + 0.2 \times 220$$

$$\Rightarrow 16 + 44 = 60$$



$$T_{write} \Rightarrow H_w \cdot T_w + (1 - H_w)(T_m + T_w)$$

$$\Rightarrow 0.90 \times 100 + (1 - 0.9)(200 + 200)$$

$$\Rightarrow \frac{90}{100} \times 100 + 0.1 \times 400$$

$$\Rightarrow 120$$

$$T_{avg, head} = H_r \cdot T_c + (1 - H_r) \left[\frac{70\% \text{ clean bits } (T_m + T_c) + 30\%}{T_m + T_m + T_c} \right]$$

$$\Rightarrow 0.80 \times 20 + (1 - 0.80) \left[70\% (200 + 20) + 30\% (200 + 200 + 20) \right]$$

$$\Rightarrow \frac{80}{100} \times 20 + (0.2) \left[\frac{70}{100} \times 220 + \frac{30}{100} \times 420 \right]$$

$$\Rightarrow 16 + 0.2 [154 + 126]$$

$$\frac{22}{100}$$

$$CM$$

$$H_r = 80\%$$

$$H_w = 90\%$$

2 word $\cdot M \rightarrow C$

30% updations

CAT = 20 nsec
MAT = 100 nsec

$$\Rightarrow 16 + \frac{2}{100} [280]$$

$$\frac{56}{100}$$

$$\frac{154}{100} \times 1 = 1.54$$

$$\frac{126}{100} \times 1 = 1.26$$

$$\frac{28}{100} \times 1 = 0.28$$

$$\frac{56}{100} \times 1 = 0.56$$

$$T_{write} = H_w \cdot T_c + (1 - H_w) \left[70\% (T_m + T_c) + 30\% (2T_m + T_c) \right]$$

$\Rightarrow$ hence

COMPUTER ORGANIZATION